

**74LCX652****Low-Voltage Transceiver/Register  
with 5V Tolerant Inputs and Outputs****General Description**

The LCX652 consists of bus transceiver circuits with D-type flip-flops, and control circuitry arranged for multiplexed transmission of data directly from the input bus or from internal registers. Data on the A or B bus will be clocked into the registers as the appropriate clock pin goes to the HIGH logic level. Output Enable pins (OEAB, OEBA) are provided to control the transceiver function.


The LCX652 is designed for low voltage (3.3V)  $V_{CC}$  applications with capability of interfacing to a 5V signal environment.

The LCX652 is fabricated with an advanced CMOS technology to achieve high speed operation while maintaining CMOS low power dissipation.


**Features**

- 5V tolerant inputs and outputs
- Ideal for low power/low noise 2.7V to 3.6V applications
- Power-down static overvoltage protection on inputs and outputs
- Outputs source/sink 24 mA
- Guaranteed simultaneous switching noise level
- Available in SOIC JEDEC and TSSOP
- Implements patented Quiet Series noise/EMI reduction circuitry
- Functionally compatible with the 74 Series 652
- Latchup performance exceeds 300 mA
- ESD performance:  
Human Body Model >2000V  
Machine/Model >250V


**Ordering Code:** See Section 11

**Logic Symbols**

TL/F/11998-3



TL/F/11998-1

**Connection Diagram****Pin Assignment  
for SOIC and TSSOP**

TL/F/11998-2

Pin Names	Description
A <sub>0</sub> -A <sub>7</sub> , B <sub>0</sub> -B <sub>7</sub>	A and B Inputs/TRI-STATE® Outputs
CPAB, CPBA	Clock Inputs
SAB, SBA	Select Inputs
OEAB, <u>OEBA</u>	Output Enable Inputs

	SOIC JEDEC	TSSOP JEDEC
Order Number	74LCX652WM 74LCX652WMX	74LCX652MTCX
See NS Package Number	M24B	MTC24

**Preliminary Data: National Semiconductor reserves the right to make changes at any time without notice.**

## Functional Description

In the transceiver mode, data present at the HIGH impedance port may be stored in either the A or B register or both. The select (SAB, SBA) controls can multiplex stored and real-time.

The examples in *Figure 1* demonstrate the four fundamental bus-management functions that can be performed with the Octal bus transceivers and receivers.

Data on the A or B data bus, or both can be stored in the internal D flip-flop by LOW to HIGH transitions at the appro-

priate Clock Inputs (CPAB, CPBA) regardless of the Select or Output Enable Inputs. When SAB and SBA are in the real time transfer mode, it is also possible to store data without using the internal D flip-flops by simultaneously enabling OEAB and OEBA. In this configuration each Output reinforces its Input. Thus when all other data sources to the two sets of bus lines are in a HIGH impedance state, each set of bus lines will remain at its last state.





FIGURE 1

## Logic Diagram



TL/F/11998-4

Please note that this diagram is provided only for the understanding of logic operations and should not be used to estimate propagation delays.

## Function Table (Note)

Inputs						Inputs/Outputs		Operating Mode
OEAB	OEBA	CPAB	CPBA	SAB	SBA	A <sub>0</sub> thru A <sub>7</sub>	B <sub>0</sub> thru B <sub>7</sub>	
L	H	H or L	H or L	X	X	Input	Input	Isolation
L	H	/	/	X	X			Store A and B Data
X	H	/	H or L	X	X	Input	Not Specified	Store A, Hold B
H	H	/	/	X	X	Input	Output	Store A in Both Registers
L	X	H or L	/	X	X	Not Specified	Input	Hold A, Store B
L	L	/	/	X	X	Output	Input	Store B in Both Registers
L	L	X	X	X	L	Output	Input	Real-Time B Data to A Bus
L	L	X	H or L	X	H			Store B Data to A Bus
H	H	X	X	L	X	Input	Output	Real-Time A Data to B Bus
H	H	H or L	X	H	X			Stored A Data to B Bus
H	L	H or L	H or L	H	H	Output	Output	Stored A Data to B Bus and Stored B Data to A Bus

H = HIGH Voltage Level

L = LOW Voltage Level

X = Immaterial

/ = LOW to HIGH Clock Transition

Note: The data output functions may be enabled or disabled by various signals at OEAB or OEBA inputs. Data input functions are always enabled, i.e., data at the bus pins will be stored on every LOW to HIGH transition on the clock inputs.

## Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, please contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage ( $V_{CC}$ )	-0.5V to +7.0V
DC Input Voltage ( $V_I$ )	-0.5V to +7.0V
Output Voltage ( $V_O$ )	
Outputs TRI-STATE	-0.5V to +7.0V
Outputs Active (Note 2)	-0.5V to $V_{CC} + 0.5V$
DC Input Diode Current ( $I_{IK}$ ) ( $V_I < 0$ )	-50 mA
DC Output Diode Current ( $I_{OK}$ )	
$V_O < 0$	-50 mA
$V_O > V_{CC}$	+50 mA
DC Output Source/Sink Current ( $I_{OH}/I_{OL}$ )	$\pm 50$ mA
DC $V_{CC}$ or Ground Current per Supply Pin ( $I_{CC}$ or $I_{GND}$ )	$\pm 100$ mA

Storage Temperature Range ( $T_{STG}$ ) -65°C to +150°C

Note 1: The "Absolute Maximum Ratings" are those values beyond which the safety of the device cannot be guaranteed. The device should not be operated at these limits. The parametric values defined in the "Electrical Characteristics" table are not guaranteed at the absolute maximum ratings. The "Recommended Operating Conditions" table will define the conditions for actual device operation.

Note 2:  $I_O$  Absolute Maximum Ratings must be observed.

## DC Electrical Characteristics

Symbol	Parameter	$V_{CC}$ (V)	$T_A = -40^\circ C$ to $+85^\circ C$		Units	Conditions
			Min	Max		
$V_{IH}$	High Level Input Voltage	2.7–3.6	2.0		V	$V_{OUT} \leq 0.1V$ or $\geq V_{CC} - 0.1V$
$V_{IL}$	Low Level Input Voltage	2.7–3.6		0.8		
$V_{OH}$	High Level Output Voltage	2.7–3.6	$V_{CC} - 0.2$		V	$I_{OH} = -100 \mu A$ $I_{OH} = -12 mA$ $I_{OH} = -18 mA$ $I_{OH} = -24 mA$
		2.7	2.2			
		3.0	2.4			
		3.0	2.2			
$V_{OL}$	Low Level Output Voltage	2.7–3.6		0.2	V	$I_{OL} = 100 \mu A$ $I_{OL} = 12 mA$ $I_{OL} = 24 mA$
		2.7		0.4		
		3.0		0.55		
$I_I$	Input Leakage Current	2.7–3.6		$\pm 5.0$	$\mu A$	$0 \leq V_I \leq 5.5V$
$I_{OZ}$	TRI-STATE I/O Leakage	2.7–3.6		$\pm 5.0$	$\mu A$	$0 \leq V_O \leq 5.5B$ $V_I = V_{IH}$ or $V_{IL}$
$I_{OFF}$	Power Off Leakage Current	0		100	$\mu A$	$V_I$ or $V_O = 5.5V$
$I_{CC}$	Quiescent Supply Current	2.7–3.6		10	$\mu A$	$V_I = V_{CC}$ or GND
				$\pm 10$	$\mu A$	$3.6 \leq (V_I, V_O) \leq 5.5V$
$\Delta I_{CC}$	Increase in $I_{CC}$ per Input	2.7–3.6		500	$\mu A$	$V_{IH} = V_{CC} - 0.6V$

## Recommended Operating Conditions

Supply Voltage	2.0V to 3.6V
Operating	1.5V to 3.6V
Data Retention Only	0.0V to 5.5V
Input Voltage ( $V_I$ )	Output Voltage ( $V_O$ )
Output in Active State	0.0V to $V_{CC}$
Output in "OFF" State	0.0V to 5.5V
Output Current $I_{OH}/I_{OL}$	
$V_{CC} = 3.0V$ to 3.6V	Free Air Operating Temperature ( $T_A$ )
$V_{CC} = 2.7V$ to 3.0V	-40°C to +85°C
Minimum Input Edge Rate ( $\Delta t/\Delta V$ )	
$V_{IN} = 0.8V$ to 2.0V, $V_{CC} = 3.0V$	10 ns/V

**AC Electrical Characteristics:** See Section 2 for Test Methodology

Symbol	Parameter	V <sub>CC</sub> * (V)	T <sub>A</sub> = +40°C to +85°C C <sub>L</sub> = 50 pF		Units
			Min	Max (Note 2)	
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Clock to Bus	2.7 3.0–3.6	1.5 1.5	9.5 8.5	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay Bus to Bus	2.7 3.0–3.6	1.5 1.5	8.0 7.0	ns
t <sub>PHL</sub> , t <sub>PLH</sub>	Propagation Delay SAB or SBA to A or B	2.7 3.0–3.6	1.5 1.5	9.5 8.5	ns
t <sub>PZH</sub> , t <sub>PZL</sub>	Output Enable Time OEBA to A	2.7 3.0–3.6	1.5 1.5	9.5 8.5	ns
t <sub>PHZ</sub> , t <sub>PLZ</sub>	Output Disable Time OEBA to A	2.7 3.0–3.6	1.5 1.5	9.5 8.5	ns
t <sub>PZH</sub> , t <sub>PLZ</sub>	Output Enable Time OEBA to A	2.7 3.0–3.6	1.5 1.5	9.5 8.5	ns
t <sub>PZH</sub> , t <sub>PLZ</sub>	Output Disable Time OEAB to B	2.7 3.0–3.6	1.5 1.5	9.5 8.5	ns
t <sub>S</sub>	Setup Time Bus to Clock	2.7 3.0–3.6	2.5 2.5		ns
t <sub>H</sub>	Hold Time Bus to Clock	2.7 3.0–3.6	1.5 1.5		ns
t <sub>W</sub>	Clock Pulse Width	2.7 3.0–3.6	4.0 4.0		ns
t <sub>OSSH</sub> , t <sub>OSLH</sub>	Output to Output Skew (Note 1)	3.0		1.0	ns

Note 1: Skew is defined as the absolute value of the difference between the actual propagation delay for any two separate outputs of the same device. The specification applies to any output switching in the same direction, either HIGH to LOW (t<sub>OSSH</sub>) or LOW to HIGH (t<sub>OSLH</sub>). Parameter guaranteed by design.

Note 2: The maximum AC limits are design targets. Actual performance will be specified upon completion of characterization.

**Dynamic Switching Characteristics** See Section 0 for Test Methodology

Symbol	Parameter	V <sub>CC</sub> (V)	T <sub>A</sub> = 25°C	Units	Conditions
			Typical		
V <sub>OLP</sub>	Quiet Output Dynamic Peak V <sub>OL</sub>	3.3	0.8	V	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V
V <sub>OLV</sub>	Quiet Output Dynamic Valley V <sub>OL</sub>	3.3	0.8	V	C <sub>L</sub> = 50 pF, V <sub>IH</sub> = 3.3V, V <sub>IL</sub> = 0V

**Capacitance**

Symbol	Parameter	Typical	Units	Conditions
C <sub>IN</sub>	Input Capacitance	7	pF	V <sub>CC</sub> = Open V <sub>I</sub> = 0V or V <sub>CC</sub>
C <sub>I/O</sub>	Input/Output Capacitance	8	pF	V <sub>CC</sub> = 3.3V V <sub>I</sub> = 0V or V <sub>CC</sub>
C <sub>PD</sub>	Power Dissipation Capacitance	32	pF	V <sub>CC</sub> = 3.3V V <sub>I</sub> = 0V or V <sub>CC</sub> F = 10 MHz