

DESCRIPTION

The 8243 8-Bit Position Scaler is an MSI array of approximately 70 gate complexity. The primary function of the 8243 is to scale (or shift) data bit positions by a selection of a 3-bit binary selector code.


The most significant bit input (I_7) may be shifted 8 positions to the least significant bit output (O_0). At zero shift, or scale select, all eight input data bits are transferred and inverted to their respective outputs, (I_0 to O_0 , I_1 to O_1 , I_2 to O_2 , etc.) At a shift, or scale select, of one, each input bit (I_n) will shift to the next lower output bit (O_{n-1}). See truth table for other shift codes.

The 8243's advantages over shift registers are the speed of operation and lower complexity of external logic required to effect a scale function. The speed of the 8243 Scaler is a function of gate propagation delays—the speed of equivalent shift registers is the time for clock periods plus the propagation delay to effect a scale function.

The 8243 is provided with open collector outputs to provide expansion to larger scaling functions. Data input logic zero loading is reduced to less than $-100\mu A$ when the unit is disabled.

LOGIC DIAGRAM AND TRUTH TABLE

V_{CC} = (24)
GND = (12)
() = Denotes Pin Numbers



NOTE: All inputs have diode clamps.

INHIBIT	ENABLE 1 & 2	S_0	S_1	S_2	O_0	O_1	O_2	O_3	O_4	O_5	O_6	O_7
0	1	0	0	0	$\bar{I}_0$	$\bar{I}_1$	$\bar{I}_2$	$\bar{I}_3$	$\bar{I}_4$	$\bar{I}_5$	$\bar{I}_6$	$\bar{I}_7$
0	1	1	0	0	$\bar{I}_1$	$\bar{I}_2$	$\bar{I}_3$	$\bar{I}_4$	$\bar{I}_5$	$\bar{I}_6$	$\bar{I}_7$	1
0	1	0	1	0	$\bar{I}_2$	$\bar{I}_3$	$\bar{I}_4$	$\bar{I}_5$	$\bar{I}_6$	$\bar{I}_7$	1	1
0	1	1	1	0	$\bar{I}_3$	$\bar{I}_4$	$\bar{I}_5$	$\bar{I}_6$	$\bar{I}_7$	1	1	1
0	1	0	0	1	$\bar{I}_4$	$\bar{I}_5$	$\bar{I}_6$	$\bar{I}_7$	1	1	1	1
0	1	1	0	1	$\bar{I}_5$	$\bar{I}_6$	$\bar{I}_7$	1	1	1	1	1
0	1	0	1	1	$\bar{I}_6$	$\bar{I}_7$	1	1	1	1	1	1
0	1	1	1	1	$\bar{I}_7$	1	1	1	1	1	1	1
1	X	X	X	X	1	1	1	1	1	1	1	1
X	0	X	X	X	1	1	1	1	1	1	1	1

X Indicates either logic "1" or logic "0" may be present.

ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature And Voltage)

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	I _n	S ₀	S ₁	S ₂	ENABLE 1&2	INHIBIT	OUTPUTS	
"1" Output Leakage Current			150	μA	0.8V	*	*	*	2.0V	0.8V		7
"0" Output Voltage			0.4	V	2.0V	*	*	*	2.0V	0.8V	12.8mA	7
"0" Input Current												
Data In (Disabled)			-100	μA	0.4V				0.8V	2.0V		
Data In (Enabled)	-0.1		-1.6	mA	0.4V	0.8V			2.0V	0.8V		
Select S _n	-0.1		-1.6	mA		0.4V	0.4V	0.4V				
Inhibit	-0.1		-1.6	mA					0.4V	0.4V		
Enable 1 & 2	-0.1		-1.6	mA					0.4V	4.5V		11
"1" Input Current												
Data In			80	μA	4.5V	2.0V				2.0V		
Select S _n			40	μA		4.5V	4.5V	4.5V				
Inhibit			40	μA					2.0V	4.5V		
Enable 1 & 2			40	μA					4.5V			12


T_A = 25° C and V_{CC} = 5.0V

CHARACTERISTICS	LIMITS				TEST CONDITIONS							NOTES
	MIN.	TYP.	MAX.	UNITS	I _n	S ₀	S ₁	S ₂	ENABLE 1&2	INHIBIT	OUTPUTS	
Propagation Delay												
Data In		20	32	ns								9, 10
Select S _n		30	40	ns								
Inhibit		25	35	ns								
Enable 1 & 2		30	45	ns								
Power/Current		315/	500/	mW/								13
Consumption		60	75.2	mA								
Input Voltage Rating	5.5				10mA	10mA	10mA	10mA	10mA	10mA		

NOTES:

1. All voltage measurements are referenced to the ground terminal. Terminals not specifically referenced are left electrically open.
2. All measurements are taken with ground pin tied to zero volts.
3. Positive current is defined as into the terminal referenced.
4. Positive NAND logic definition:
"UP" Level = "1", "DOWN" Level = "0".
5. Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
6. Output sink current is supplied through a resistor to V_{CC}.
7. Connect an external 1k resistor from V_{CC} to the output terminal for this test.
8. Manufacturer reserves the right to make design and process changes and improvements.
9. Refer to AC Test figures.
10. I_n "0" threshold 0.7 volts for S8243.
11. Input under test at 0.4V, other Enable Input tied to V_{CC}.
12. Input under test at 4.5V, other Enable Input, 0 volts.
13. V_{CC} = 5.25V.

AC TEST FIGURES AND WAVEFORMS



AC TEST FIGURES AND WAVEFORMS (Cont'd)

PROPAGATION DELAY, DATA INPUT TO DATA OUTPUT




FIGURE 2

PROPAGATION DELAY, DATA SELECT TO OUTPUT




FIGURE 3

PROPAGATION DELAY, DATA SELECT TO OUTPUT





FIGURE 4


TYPICAL APPLICATIONS

ONE TO EIGHT LINE DEMULTIPLEXER



SCALE SELECT	3 BIT BINARY CODE			OUTPUTS							
	S ₂	S ₁	S ₀	O ₀	O ₁	O ₂	O ₃	O ₄	O ₅	O ₆	O ₇
0	0	0	0	Data	Data	Data	Data	Data	Data	Data	Data
1	0	0	1	Data	Data	Data	Data	Data	Data	Data	1
2	0	1	0	Data	Data	Data	Data	Data	Data	1	1
3	0	1	1	Data	Data	Data	Data	Data	1	1	1
4	1	0	0	Data	Data	Data	Data	1	1	1	1
5	1	0	1	Data	Data	Data	1	1	1	1	1
6	1	1	0	Data	Data	1	1	1	1	1	1
7	1	1	1	Data	1	1	1	1	1	1	1

BI-DIRECTIONAL 8-POSITION SHIFTER



SCALE FACTOR	1	2	3	4	5	6	7	SCALE RIGHT
OUTPUTS	A	B	C	D	E	F	G	
0	A	B	C	D	E	F	G	SCALE = 0 AROUND = 0
1	A	B	C	D	E	F	G	
2	A	B	C	D	E	F	G	
3	A	B	C	D	E	F	G	
4	A	B	C	D	E	F	G	
5	A	B	C	D	E	F	G	
6	A	B	C	D	E	F	G	
7	A	B	C	D	E	F	G	

SCALE FACTOR	1	2	3	4	5	6	7	SCALE LEFT
OUTPUTS	A	B	C	D	E	F	G	
0	A	B	C	D	E	F	G	SCALE = 1 AROUND = 0
1	B	C	D	E	F	G	1	
2	C	D	E	F	G	1	1	
3	D	E	F	G	1	1	1	
4	E	F	G	1	1	1	1	
5	F	G	1	1	1	1	1	
6	G	1	1	1	1	1	1	
7	1	1	1	1	1	1	1	

SCALE FACTOR	1	2	3	4	5	6	7	SCALE RIGHT & AROUND
OUTPUTS	A	B	C	D	E	F	G	
0	A	B	C	D	E	F	G	SCALE = 0 AROUND = 1
1	G	A	B	C	D	E	F	
2	F	G	A	B	C	D	E	
3	E	F	G	A	B	C	D	
4	D	E	F	G	A	B	C	
5	C	D	E	F	G	A	B	
6	B	C	D	E	F	G	A	
7	A	B	C	D	E	F	G	

SCALE FACTOR	1	2	3	4	5	6	7	SCALE LEFT & AROUND
OUTPUTS	A	B	C	D	E	F	G	
0	A	B	C	D	E	F	G	SCALE = 1 AROUND = 1
1	B	C	D	E	F	G	A	
2	C	D	E	F	G	A	B	
3	D	E	F	G	A	B	C	
4	E	F	G	A	B	C	D	
5	F	G	A	B	C	D	E	
6	G	A	B	C	D	E	F	
7	A	B	C	D	E	F	G	