intel

8257, 8257-5 PROGRAMMABLE DMA CONTROLLER

- MCS-85[™] Compatible 8257-5
- **Four Channel DMA Controller**
- Priority DMA Request Logic
- Channel Inhibit Logic
- Terminal Count and Modulo 128 Outputs

- Auto Load Mode
- Single TTL Clock
- Single +5V Supply
- Expandable
- 40 Pin Dual-In-Line Package

The 8257 is a four-channel Direct Memory Access (DMA) controller. It is specifically designed to simplify the transfer of data at high speeds for the Intel® Microcomputer Systems. Its primary function is to generate, upon a peripheral request, a sequential memory address which will allow the peripheral to read or write data directly to or from memory. Acquisition of the system bus is accomplished via the CPU's HOLD function. The 8257 has priority logic that resolves the peripherals requests and issues a composite HOLD request to the CPU. It maintains the DMA cycle count for each channel and outputs a control signal to notify the peripheral that the programmed number of DMA cycles is complete. Other output control signals simplify sectored data transfers and expansion to other 8257 devices for systems that require more than four channels of DMA controlled transfer. The 8257 represents a significant savings in component count for DMA-based microcomputer systems and greatly simplifies the transfer of data at high speed between peripherals and memories.



8257 BASIC FUNCTIONAL DESCRIPTION

General

The 8257 is a programmable, Direct Memory Access (DMA) device which, when coupled with a single Intel[®] 8212 I/O port device, provides a complete four-channel DMA controller for use in Intel[®] microcomputer systems. After being initialized by software, the 8257 can transfer a block of data, containing up to 16,384 bytes, between memory and a peripheral device directly, without further intervention required of the CPU. Upon receiving a DMA transfer request from an enabled peripheral, the 8257: 8257:

- Acquires control of the system bus.
- Acknowledges that requesting peripheral which is connected to the highest priority channel.
- Outputs the least significant eight bits of the memory address onto system address lines A₀-A₇, outputs the most significant eight bits of the memory address to the 8212 I/O port via the data bus (the 8212 places these address bits on lines A₈-A₁₅, and
- Generates the appropriate memory and I/O read/ write control signals that cause the peripheral to receive or deposit a data byte directly from or to the addressed location in memory.

The 8257 will retain control of the system bus and repeat the transfer sequence, as long as a peripheral maintains its DMA request. Thus, the 8257 can transfer a block of data to/from a high speed peripheral (e.g., a sector of data on a floppy disk) in a single "burst". When the specified number of data bytes have been transferred, the 8257 activates its Terminal Count (TC) output, informing the CPU that the operation is complete.

The 8257 offers three different modes of operation: (1) DMA read, which causes data to be transferred from memory to a peripheral; (2) DMA write, which causes data to be transferred from a peripheral to memory; and (3) DMA verify, which does not actually involve the transfer of data. When an 8257 channel is in the DMA verify mode, it will respond the same as described for transfer operations, except that no memory or I/O read/write control signals will be generated, thus preventing the transfer of data. The 8257, however, will gain control of the system bus and will acknowledge the peripheral's DMA request for each DMA cycle. The peripheral can use these acknowledge signals to enable an internal access of each byte of a data block in order to execute some verification procedure, such as the accumulation of a CRC (Cyclic Redundancy Code) checkword. For example, a block of DMA verify cycles might follow a block of DMA read cycles (memory to peripheral) to allow the peripheral to verify its newly acquired data.

Block Diagram Description

1. DMA Channels

The 8257 provides four separate DMA channels (labeled CH-0 to CH-3). Each channel includes two sixteen-bit registers: (1) a DMA address register, and (2) a terminal count register. Both registers must be initialized before a channel is enabled. The DMA address register is loaded with the address of the first memory location to be accessed. The value loaded into the low-order 14-bits of the terminal count register specifies the number of DMA cycles minus one before the Terminal Count (TC) output is activated. For instance, a terminal count of 0 would cause the TC output to be active in the first DMA cycle for that channel. In general, if N = the number of desired DMA cycles, load the value N-1 into the low-order 14-bits of the terminal count register. The most significant two bits of the terminal count register specify the type of DMA operation for that channel:



8257 BLOCK DIAGRAM

These two bits are not modified during a DMA cycle, but can be changed between DMA blocks.

Each channel accepts a DMA Request (DRQn) input and provides a DMA Acknowledge (DACKn) output:

(DRQ 0 - DRQ 3)

DMA Request: These are individual asynchronous channel request inputs used by the peripherals to obtain a DMA cycle. If not in the rotating priority mode then DRQ 0 has the highest priority and DRQ 3 has the lowest. A request can be generated by raising the request line and holding it high until DMA acknowledge. For multiple DMA cycles (Burst Mode) the request line is held high until the DMA acknowledge of the last cycle arrives.

(DACK 0 - DACK 3)

DMA Acknowledge: An active low level on the acknowledge output informs the peripheral connected to that channel that it has been selected for a DMA cycle.

2. Data Bus Buffer

This three-state, bi-directional, eight bit buffer interfaces the 8257 to the system data bus:

(D₀-D₇)

Data Bus Lines: These are bi-directional three-state lines. When the 8257 is being programmed by the CPU, eightbits of data for a DMA address register, a terminal count register or the Mode Set register are received on the data bus. When the CPU reads a DMA address register, a terminal count register or the Status register, the data is sent to the CPU over the data bus. During DMA cycles (when the 8257 is the bus master), the 8257 will output the most significant eight-bits of the memory address (from one of the DMA address registers) to the 8212 latch via the data bus. These address bits will be transferred at the beginning of the DMA cycle; the bus will then be released to handle the memory data transfer during the balance of the DMA cycle.

BIT 15	BIT 14	TYPE OF DMA OPERATION
0	o	Verity DMA Cycle
0	1	Write DMA Cycle
1	0	Read DMA Cycle
1	1	(illegal)



8257 BLOCK DIAGRAM

3. Read/Write Logic

When the CPU is programming or reading one of the 8257's register (i.e., when the 8257 is a "slave" device on the system bus), the Read/Write Logic accepts the I/O Read (I/OR) or I/O Write (I/OW) signal, decodes the least significant four address bits, (A₀-A₃), and either writes the contents of the data bus into the addressed register (if I/OW is true) or places the contents of the addressed register onto the data bus (if I/OR is true).

During DMA cycles (i.e., when the 8257 is the bus "master"), the Read/Write Logic generates the I/O read and memory write (DMA write cycle) or I/O Write and memory read (DMA read cycle) signals which control the data link with the peripheral that has been granted the DMA cycle.

Note that during DMA transfers Non-DMA I/O devices should be de-selected (disabled) using "AEN" signal to inhibit I/O device decoding of the memory address as an erroneous device address.

(1/OR)

I/O Read: An active-low, bi-directional three-state line. In the "slave" mode, it is an input which allows the 8-bit status register or the upper/lower byte of a 16-bit DMA address register or terminal count register to be read. In the "master" mode, I/OR is a control output which is used to access data from a peripheral during the DMA write cycle.

(1/OW)

I/O Write: An active-low, bi-directional three-state line. In the "slave" mode, it is an input which allows the contents of the data bus to be loaded into the 8-bit mode set register or the upper/lower byte of a 16-bit DMA address register or terminal count register. In the "master" mode, I/OW is a control output which allows data to be output to a peripheral during a DMA read cycle.

(CLK)

Clock Input: Generally from an Intel[®] 8224 Clock Generator device. (ϕ 2 TTL)

(RESET)

Reset: An asynchronous input (generally from an 8224 device) which clears all registers and control lines.

(A0-A3)

Address Lines: These least significant four address lines are bi-directional. In the "slave" mode they are inputs which select one of the registers to be read or programmed. In the "master" mode, they are outputs which constitute the least significant four bits of the 16-bit memory address generated by the 8257.

(CS)

Chip Select: An active-low input which enables the I/O Read or I/O Write input when the 8257 is being read or programmed in the "slave" mode. In the "master" mode, \overline{CS} is automatically disabled to prevent the chip from selecting itself while performing the DMA function.



8257 BLOCK DIAGRAM

4. Control Logic

This block controls the sequence of operations during ail DMA cycles by generating the appropriate control signals and the 16-bit address that specifies the memory location to be accessed.

(A4-A7)

Address Lines: These four address lines are three-state outputs which constitute bits 4 through 7 of the 16-bit memory address generated by the 8257 during all DMA cycles.

(READY)

Ready: This asynchronous input is used to elongate the memory read and write cycles in the 8257 with wait states if the selected memory requires longer cycles.

(HRQ)

Hold Request: This output requests control of the system bus. In systems with only one 8257, HRQ will normally be applied to the HOLD input on the CPU.

(HLDA)

Hold Acknowledge: This input from the CPU indicates that the 8257 has acquired control of the system bus.

(MEMR)

Memory Read: This active-low three-state output is used to read data from the addressed memory location during DMA Read cycles.

(MEMW)

Memory Write: This active-low three-state output is used to write data into the addressed memory location during DMA Write cycles.

(ADSTB)

Address Strobe: This output strobes the most significant byte of the memory address into the 8212 device from the data bus.

(AEN)

Address Enable: This output is used to disable (float) the System Data Bus and the System Control Bus. It may also be used to disable (float) the System Address Bus by use of an enable on the Address Bus drivers in systems to inhibit non-DMA devices from responding during DMA cycles. It may be further used to isolate the 8257 data bus from the System Data Bus to facilitate the transfer of the 8 most significant DMA address bits over the 8257 data I/O pins without subjecting the System Data Bus to any timing constraints for the transfer. When the 8257 is used in an I/O device structure (as opposed to memory mapped), this AEN output should be used to disable the selection of an I/O device when the DMA address is on the address bus. The I/O device selection should be determined by the DMA acknowledge outputs for the 4 channels.

(TC)

Terminal Count: This output notifies the currently selected peripheral that the present DMA cycle should be the last cycle for this data block. If the TC STOP bit in the Mode Set register is set, the selected channel will be automatically disabled at the end of that DMA cycle. TC is activated when the 14-bit value in the selected channel's terminal count register equals zero. Recall that the low-order 14-bits of the terminal count register should be loaded with the values (n-1), where n = the desired number of the DMA cycles.

(MARK)

Modulo 128 Mark: This output notifies the selected peripheral that the current DMA cycle is the 128th cycle since the previous MARK output. MARK always occurs at 128 (and all multiples of 128) cycles from the end of the data block. Only if the total number of DMA cycles (n) is evenly divisable by 128 (and the terminal count register was loaded with n-1), will MARK occur at 128 (and each succeeding multiple of 128) cycles from the beginning of the data block.



8257 BLOCK DIAGRAM

5. Mode Set Register

When set, the various bits in the Mode Set register enable each of the four DMA channels, and allow four different options for the 8257:



The Mode Set register is normally programmed by the CPU after the DMA address register(s) and terminal count register(s) are initialized. The Mode Set Register is cleared by the RESET input, thus disabling all options, inhibiting all channels, and preventing bus conflicts on power-up. A channel should not be left enabled unless its DMA address and terminal count registers contain valid values; otherwise, an inadvertent DMA request (DRQn) from a peripheral could initiate a DMA cycle that would destroy memory data.

The various options which can be enabled by bits in the Mode Set register are explained below:

Rotating Priority Bit 4

In the Rotating Priority Mode, the priority of the channels has a circular sequence. After each DMA cycle, the priority of each channel changes. The channel which had just been serviced will have the lowest priority.



If the ROTATING PRIORITY bit is not set (set to a zero), each DMA channel has a fixed priority. In the fixed priority mode, Channel 0 has the highest priority and Channel 3 has the lowest priority. If the ROTATING PRIORITY bit is set to a one, the priority of each channel changes after each DMA cycle (not each DMA request). Each channel moves up to the next highest priority assignment, while the channel which has just been serviced moves to the lowest priority assignment:

	CHANNEL->	СН-0	CH-1	CH-2	СН-3
Priority —	Highest	СН-1	CH-2	сн-з	сн-о
Assignments		CH-2	CH-3	CH-0	CH-1
•	Ť	CH-3	CH-0	CH-1	CH-2
	Lowest	CH-0	CH-1	CH-2	СН-3

Note that rotating priority will prevent any one channel from monopolizing the DMA mode; consecutive DMA cycles will service different channels if more than one channel is enabled and requesting service. All DMA operations began with Channel 0 initially assigned to the highest priority for the first DMA cycle.

Extended Write Bit 5

If the EXTENDED WRITE bit is set, the duration of both the MEMW and I/OW signals is extended by activating them earlier in the DMA cycle. Data transfers within microcomputer systems proceed asynchronously to allow use of various types of memory and I/O devices with different access times. If a device cannot be accessed within a specific amount of time it returns a "not ready" indication to the 8257 that causes the 8257 to insert one or more wait states in its internal sequencing. Some devices are fast enough to be accessed without the use of wait states, but if they generate their READY response with the leading edge of the I/OW or MEMW signal (which generally occurs late in the transfer sequence), they would normally cause the 8257 to enter a wait state because it does not receive READY in time. For systems with these types of devices, the Extended Write option provides alternative timing for the I/O and memory write signals which allows the devices to return an early READY and prevents the unnecessary occurrence of wait states in the 8257, thus increasing system throughput.

TC Stop Bit 6

If the TC STOP bit is set, a channel is disabled (i.e., its enable bit is reset) after the Terminal Count (TC) output goes true, thus automatically preventing further DMA operation on that channel. The enable bit for that channel must be re-programmed to continue or begin another DMA operation. If the TC STOP bit is not set, the occurrence of the TC output has no effect on the channel enable bits. In this case, it is generally the responsibility of the peripheral to cease DMA requests in order to terminate a DMA operation.

Auto Load Bit 7

The Auto Load mode permits Channel 2 to be used for repeat block or block chaining operations, without immediate software intervention between blocks. Channel 2 registers are initialized as usual for the first data block; Channel 3 registers, however, are used to store the block re-initialization parameters (DMA starting address, terminal count and DMA transfer mode). After the first block of DMA cycles is executed by Channel 2 (i.e., after the TC output goes true), the parameters stored in the Channel 3 registers are transferred to Channel 2 during an "update" cycle. Note that the TC STOP feature, described above, has no effect on Channel 2 when the Auto Load bit is set.

If the Auto Load bit is set, the initial parameters for Channel 2 are automatically duplicated in the Channel 3 registers when Channel 2 is programmed. This permits repeat block operations to be set up with the programming of a single channel. Repeat block operations can be used in applications such as CRT refreshing. Channels 2 and 3 can still be loaded with separate values if Channel 2 is loaded before loading Channel 3. Note that in the Auto Load mode, Channel 3 is still available to the user if the Channel 3 enable bit is set, but use of this channel will change the values to be auto loaded into Channel 2 at update time. All that is necessary to use the Auto Load feature for chaining operations is to reload Channel 3 registers at the conclusion of each update cycle with the new parameters for the next data block transfer.

Each time that the 8257 enters an update cycle, the update flag in the status register is set and parameters in Channel 3 are transferred to Channel 2, non-destructively for Channel 3. The actual re-initialization of Channel 2 occurs at the beginning of the next channel 2 DMA cycle after the TC cycle. This will be the first DMA cycle of the new data block for Channel 2. The update flag is cleared at the conclusion of this DMA cycle. For chaining operations, the update flag in the status register can be monitored by the CPU to determine when the re-initialization process has been completed so that the next block parameters can be safely loaded into Channel 3.

6. Status Register

The eight-bit status register indicates which channels have reached a terminal count condition and includes the update flag described previously.



The TC status bits are set when the Terminal Count (TC) output is activated for that channel. These bits remain set until the status register is read or the 8257 is reset. The UPDATE FLAG, however, is not affected by a status register read operation. The UPDATE FLAG can be cleared by resetting the 8257, by changing to the non-auto load mode (i.e., by resetting the AUTO LOAD bit in the Mode Set register) or it can be left to clear itself at the completion of the update cycle. The purpose of the UPDATE FLAG is to prevent the CPU from inadvertently skipping a data block by overwriting a starting address or terminal count in the Channel 3 registers before those parameters are properly auto-loaded into Channel 2.



AUTOLOAD TIMING

8257 DETAILED OPERATIONAL SUMMARY Programming and Reading the 8257 Registers

There are four pairs of "channel registers": each pair consisting of a 16-bit DMA address register and a 16-bit terminal count register (one pair for each channel). The 8257 also includes two "general registers": one 8-bit Mode Set register and one 8-bit Status register. The registers are loaded or read when the CPU executes a write or read instruction that addresses the 8257 device and the appropriate register within the 8257. The 8228 generates the appropriate read or write control signal (generally I/OR or I/OW while the CPU places a 16-bit address on the system address bus, and either outputs the data to be written onto the system data bus or accepts the data being read from the data bus. All or some of the most significant 12 address bits A₄-A₁₅ (depending on the systems memory, I/O configuration) are usually decoded to produce the chip select (CS) input to the 8257. An I/O Write input (or Memory Write in memory mapped I/O configurations, described below) specifies that the addressed register is to be programmed, while an I/O Read input (or Memory Read) specifies that the addressed register is to be read. Address bit 3 specifies whether a "channel register" $(A_3 = 0)$ or the Mode Set (program only)/Status (read only) register $(A_3 = 1)$ is to be accessed.

The least significant three address bits, A_0 - A_2 , indicate the specific register to be accessed. When accessing the Mode Set or Status register, A_0 - A_2 are all zero. When accessing a channel register bit A_0 differentiates between the DMA address register ($A_0 = 0$) and the terminal count register ($A_0 = 1$), while bits A_1 and A_2 specify one of the

CONTROL INPUT	ĊS	I/OW	I/OR	Аз				
Program Half of a Channel Register	0	0	1	0				
Read Half of a Channel Register	0	1	0	0				
Program Mode Set Register	0	0	1	1				
Read Status Register	0	1	0	1				

four channels. Because the "channel registers" are 16bits, two program instruction cycles are required to load or read an entire register. The 8257 contains a first/last (F/L) flip flop which toggles at the completion of each channel program or read operation. The F/L flip flop determines whether the upper or lower byte of the register is to be accessed. The F/L flip flop is reset by the RESET input and whenever the Mode Set register is loaded. To maintain proper synchronization when accessing the "channel registers" all channel command instruction operations should occur in pairs, with the lower byte of a register always being accessed first. Do not allow CS to clock while either I/OR or I/OW is active, as this will cause an erroneous F/L flip flop state. In systems utilizing an interrupt structure, interrupts should be disabled prior to any paired programming operations to prevent an interrupt from splitting them. The result of such a split would leave the F/L F/F in the wrong state. This problem is particularly obvious when other DMA channels are programmed by an interrupt structure.

		AD	DRES	S INPL	ITS			*BI-	DIREC	CTION	AL DA	TA BL	JS	
REGISTER	BYTE	A 3	A ₂	A 1	A 0	F/L	D 7	D 6	D ₅	D4	D ₃	D ₂	D 1	D ₀
CH-0 DMA Address	LSB	0	0	0	0	0	A 7	A 6	A 5	A 4	A 3	A ₂	A 1	A 0
	MSB	0	0	0	0	1	A15	A ₁₄	A ₁₃	A ₁₂	A11	A ₁₀	A 9	A 8
CH-0 Terminal Count	LSB	0	0	0	1	0	C 7	C ₆	C ₅	C ₄	C ₃	C_2	C ₁	
	MSB	0	0	0	1	1	Rd	Wr	C ₁₃	C ₁₂	C ₁₁	C ₁₀	C9	C ₈
CH-1 DMA Address	LSB	0	0	1	0	0								
	MSB	0	0	1	0	1	Same as Channel 0							
CH-1 Terminal Count	LSB	0	0	1	1	0								
	MSB	0	0	1	1	1								
CH-2 DMA Address	LSB	0	1	0.	0	0								
	MSB	0	1	0	0	1	Same	as Cha I	annel (
CH-2 Terminal Count	LSB	0	1	0	1	0								
	MSB	0	1	0	1	1								
CH-3 DMA Address	LSB	0	1	1	0	0								
	MSB	0	1	1	0	1	Same	as Cha	annel (2				
CH-3 Terminal Count	LSB	0	1	1	1	0								
	MSB	0	1	1	1	1								
MODE SET (Program only)	-	1	0	0	0	0	AL	TCS	EW	RP	EN3	EN2	EN1	ENO
STATUS (Read only)	_	1	0	0	0	0	0	0	0	UP	TC3	TC2	TC1	TCO

8257 REGISTER SELECTION

*A₀-A₁₅: DMA Starting Address, C₀-C₁₃: Terminal Count value (N-1), Rd and Wr: DMA Verify (00), Write (01) or Read (10) cycle selection, AL: Auto Load, TCS: TC STOP, EW: EXTENDED WRITE, RP: ROTATING PRIORITY, EN3-EN0: CHANNEL ENABLE MASK, UP: UPDATE FLAG, TC3-TC0: TERMINAL COUNT STATUS BITS.

DMA Operation

Internal 8257 operations may proceed through seven different states. The duration of a state is defined by the clock input. When the 8257 is not executing a DMA cycle, it is in the idle state, SI. A DMA cycle begins when one or more DMA Request (DRQn) lines become active. The 8257 then enters state S₀, sends a Hold Request (HRQ) to the CPU and waits for as many So states as are necessary for the CPU to return a Hold Acknowledge (HLDA). For each S₀ state, the DMA Request lines are again sampled and DMA priority is resolved (according to the fixed or rotating priority scheme). When HLDA is received, the DMA Acknowledge (DACKn) line for the highest priority requesting channel is activated, thus selecting that channel and its peripheral for the DMA cycle. The 8257 then proceeds to state S₁. Note that the DMA Request (DRQn) input should remain high until either DACKn is received for a single DMA cycle service, or until both the DACKn and TC outputs are received when transferring an entire data block in a "burst" mode. If the 8257 should lose control of the system bus (i.e., if HLDA goes false), the DMA Acknowledge will be removed after the current DMA cycle is completed and no more DMA cycles will occur until the 8257 again acquires control of the system bus.

Each DMA cycle will consist of at least four internal states: S₁, S₂, S₃, and S₄. If the access time for the memory or I/O devices involved is not fast enough to return the required READY response and complete a byte transfer within the specified amount of time, one or more wait states (SW) are inserted between states S₃ and S₄. Recall that in certain cases the Extended Write option can eliminate the need for a wait state. Note that a READY response is not required during DMA verify cycles. Specified minimum/maximum values for READY setup time (t_{RS}), write data setup time (t_{DW}), read data access time (t_{RD}) and HLDA setup time (t_{QS}) are listed under A.C. CHARACTERISTICS and are illustrated in the accompanying timing diagrams.

During DMA write cycles, the I/O Read ($\overline{I/OR}$) output is generated at the beginning of state S₂ and the Memory Write (\overline{MEMW}) output is generated at the beginning of S₃. During DMA read cycles, the Memory Read (\overline{MEMR}) output is generated at the beginning of state S₂ and the I/O Write (I/OW) output goes true at the beginning of of state S₃. Recall that no read or write control signals are generated during DMA verify cycles. Extended WR for MEM and I/O will be generated in S₂.



DMA OPERATION STATE DIAGRAM

Memory Mapped I/O Configurations

The 8257 can be connected to the system bus as a memory device instead of as an I/O device for memory mapped I/O configurations by connecting the system memory control lines to the 8257's I/O control lines and the system I/O control lines to the 8257's memory control lines.

This configuration permits use of the 8080's considerably larger repertoire of memory instructions when reading or loading the 8257's registers. Note that with this connection, the programming of the Read (bit 15) and Write (bit 14) bits in the terminal count register will have a different meaning:

	MEMRD	
0053	MEMWR	
8257	I/O RD	MEM RD
	I/O WR	MEM WR

SYSTEM INTERFACE FOR MEMORY MAPPED I/O

	BIT 14 WRITE	BIT 15 READ
DMA Verify Cycle	0	0
DMA Read Cycle	1	0
DMA Write Cycle	0	1
Illegal	1 1	1

TC REGISTER FOR MEMORY MAPPED I/O ONLY

DETAILED SYSTEM INTERFACE SCHEMATIC



DETAILED SYSTEM INTERFACE SCHEMATIC



SYSTEM APPLICATION EXAMPLES



FLOPPY DISK CONTROLLER (4 DRIVES)



HIGH-SPEED COMMUNICATION CONTROLLER

DMA MODE WAVEFORMS



8257, 8257-5



ABSOLUTE MAXIMUM RATINGS*

Ambient Temperature Under Bias	0°C to 70°C
Storage Temperature	65°C to +150°C
Voltage on Any Pin	
With Respect to Ground	–0.5V to +7V
Power Dissipation	1 Watt

*COMMENT: Stresses above those listed under, "Absolute Maximum Ratings" may cause permanent damage to the device. This is a stress rating only and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect device reliability.

D.C. CHARACTERISTICS

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = +5V \pm 5\%$, GND = 0V

SYMBOL	PARAMETER	MIN.	MAX.	UNIT	TEST CONDITIONS
VIL	Input Low Voltage	-0.5	0.8	Volts	
VIH	Input High Voltage	2.0	V _{CC} +.5	Volts	
VOL	Output Low Voltage		0.45	Volts	I _{OL} = 1.6 mA
₩	Output High Voltage	2.4	Vcc	Volts	I_{OH} =-150µA for AB, DB and AEN I_{OH} =-80µA for others
VHH	HRQ Output High Voltage	3.3	Vcc	Volts	I _{OH} = -80μA
Icc	V _{CC} Current Drain		120	mA	
μL	Input Leakage		±10	μA	$V_{IN} = V_{CC}$ to 0V
IOFL	Output Leakage During Float		±10	μΑ	V _{OUT} = V _{CC} to 0V

CAPACITANCE

ړ

 $T_A = 25^{\circ}C; V_{CC} = GND = 0V$

SYMBOL	PARAMETER	MIN.	TYP.	MAX.	UNIT	TEST CONDITIONS
CIN	Input Capacitance			10	pF	fc = 1MHz
C _{I/O}	I/O Capacitance			20	pF	Unmeasured pins returned to GND

A.C. CHARACTERISTICS: PERIPHERAL (SLAVE) MODE

 $T_A = 0^{\circ}C$ to $70^{\circ}C$, $V_{CC} = 5.0V \pm 5\%$; GND = 0V (Note 1).

8080 BUS PARAMETERS: READ CYCLE

		8257		8257-5			
Symbol	Parameter	Min,	Max.	Min.	Max.	Unit	Test Conditions
T _{AR}	Adr or $\overline{\mathbf{CS}}\downarrow$ Setup to $\overline{\mathbf{RD}}\downarrow$	0		0		ns	
T _{RA}	Adr or CS↑ Hold from RD↑	0		0		ns	
T _{RD}	Data Access from RD↓	0	300	0	200	ns	(Note 2)
TDF	DB→Float Delay from RD↑	20	150	20	100	ns	
T _{RR}	RD Width	250		250		ns	

WRITE CYCLE:

		8257	8257-5	1	
Symbol	Parameter	Min. Max.	Min. Max.	Unit	Test Conditions
T _{AW}	Adr Setup to WR↓	20	20	ns	
TWA	Adr Hold from WR↑	0	0	ns	
TDW	Data Setup to WR↑	200	200	ns	
T _{WD}	Data Hold from WR1	0	0	ns	
Tww	WR Width	200	200	ns	

OTHER TIMING:

		82	57	8257-5			
Symbol	Parameter	Min.	Max.	Min.	Max.	Unit	Test Conditions
T _{RSTW}	Reset Pulse Width	300		300		ns	
T _{RSTD}	Power Supply↑ (V _{CC}) Setup to Reset↓	500		500		μs	
Tr	Signal Rise Time		20		20	ns	
Т _f	Signal Fall Time		20		20	ns	
T _{RSTS}	Reset to First IOWR	2		2		t _{CY}	

Notes: 1. All timing measurements are made at the following reference voltages unless specified otherwise: Input "1" at 2.0V, "0" at 0.8V Output "1" at 2.0V, "0" at 0.8V 2. 8257: CL = 100pF, 8257-5: CL = 150pF.

8257 PERIPHERAL MODE TIMING DIAGRAM WRITE TIMING:



READ TIMING:



PREI WINARY

Pot a tiggt specification. Some





A.C. CHARACTERISTICS: DMA (MASTER) MODE T_A = 0°C to 70°C, V_{CC} = +5V ±5%, GND ÷ 0V

SYMBOLPARAMETERMIN.MAX.MIN.MAX.ToxCycle Time (Period)32043204	UNIT Stange Som
T _{CY} Cycle Time (Period) 320 4 320 4	
	μς
Tθ Clock Active (High) 120 .8T _{CY} 80 .8T _{CY}	ns
T_{OS} DRQ [†] Setup to $\theta \downarrow$ (SI,S4)120120	
T_{QH} DRQ \downarrow Hold from HLDA $\uparrow^{[4]}$ 0 0	
T_{DQ} HRQ1 or \downarrow Delay from θ 1 (SI,S4)160160(measured at 2.0V) ^[1] 160	ns
$\begin{array}{c c} T_{DQ1} & HRQ^{\uparrow} \text{ or } \downarrow Delay \text{ from } \theta^{\uparrow}(SI,S4) \\ (measured at 3.3V)^{[3]} & 250 \end{array} $	ns
T _{HS} HLDA [†] or \downarrow Setup to $\theta \downarrow$ (SI,S4) 100 100	ns
TAELAEN [↑] Delay from $\theta \downarrow (S1)^{[1]}$ 300300	ns
T_{AET} AEN\$ Delay from $\theta^{\uparrow}(SI)^{[1]}$ 200200	ns
T_{AEA} Adr (AB) (Active) Delay from AEN [↑] (S1) ^[4] 20 20	ns
TFAABAdr(AB)(Active) Delay from $\theta^{\uparrow}(S1)^{[2]}$ 250250	ns
TAFABAdr(AB)(Float) Delay from $\theta^{\uparrow}(SI)^{[2]}$ 150150	ns
TASMAdr(AB)(Stable) Delay from $\theta^{\uparrow}(S1)^{[2]}$ 250250	ns
T _{AH} Adr (AB) (Stable) Hold from $\theta \uparrow (S1)^{[2]}$ T _{ASM} -50 T _{ASM} -50	
TAHR Adr(AB)(Valid) Hold from Rd [↑] (S1,SI) ^[4] 60 60	ns
T _{AHW} Adr(AB)(Valid) Hold from Wr ¹ (S1,SI) ^[4] 300 300	ns
TFADBAdr (DB) (Active) Delay from $\theta^{\uparrow}(S1)^{[2]}$ 300300	ns
TAFDB Adr (DB) (Float) Delay from $\theta^{\uparrow}(S2)^{[2]}$ T _{STT} +20 250 T _{STT} +20 170	ns
T _{ASS} Adr (DB) Setup to Adr Stb↓(S1-S2) ^[4] 100 100	ns
T _{AHS} Adr (DB) (Valid) Hold from AdrStb ↓ (S2) ^[4] 50 50	ns
$T_{STL} AdrStb^{\uparrow} Delay from \theta^{\uparrow}(S1)^{[1]} 200 200$	ns
T_{STT} AdrStb1 Delay from $\theta^{\uparrow}(S2)^{[1]}$ 140140	ns
T _{SW} AdrStb Width (S1-S2) ^[4] T _{CY} -100 T _{CY} -100	ns
T _{ASC} $\overline{\text{Rd}}\downarrow$ or $\overline{\text{Wr}}(\text{Ext})\downarrow$ Delay from AdrStb \downarrow (S2) ^[4] 70 70	ns
T_{DBC} $\overline{Rd}\downarrow$ or $\overline{Wr}(Ext)\downarrow$ Delay from Adr(DB)2020(Float)(S2) ^[4] 20	ns
T_AKDACK1 or \downarrow Delay from $\theta \downarrow$ (S2,S1) and TC/Mark1 Delay from $\theta \uparrow$ (S3) and TC/Mark \downarrow Delay from $\theta \uparrow$ (S4) ^[1,5] 250250	ns
TDCL $\overrightarrow{Rd}\downarrow$ or $\overline{Wr}(Ext)\downarrow$ Delay from $\theta\uparrow(S2)$ and $\overline{Wr}\downarrow$ Delay from $\theta\uparrow(S3)^{[2,6]}$ 200200	ns
TDCT \overline{Rd}^{\uparrow} Delay from $\theta \downarrow (S1,SI)$ and \overline{Wr}^{\uparrow} Delay from $\theta^{\uparrow}(S4)^{[2,7]}$ 200200	ns
TFAC Rd or Wr (Active) from $\theta \uparrow (S1)^{[2]}$ 300 300	ns
TAFC \overline{Rd} or \overline{Wr} (Float) from $\theta^{\uparrow}(SI)^{[2]}$ 150150	ns
TRWM Rd Width (S2-S1 or SI) ^[4] $2T_{CY} + T_{\theta} - 50$ $2T_{CY} + T_{\theta} - 50$	ns
T _{WWM} Wr Width (S3-S4) ^[4] T _{CY} -50 T _{CY} -50	ns
T _{WWME} Wr(Ext) Width (S2-S4)[4] 2T _{CY} -50 2T _{CY} -50	ns
T _{RS} READY Set Up Time to θ^{\uparrow} (S3, Sw) 30 30	ns
TRHREADY Hold Time from θ^{\uparrow} (S3, Sw)2020	ns

Notes: 1. Load = 1 TTL. 2. Load = 1 TTL + 50pF. 3. Load = 1 TTL + (R_L = 3.3K), V_{OH} = 3.3V. 4. Tracking Specification. 5. $\Delta T_{AK} < 50$ ns. 6. $\Delta T_{DCL} < 50$ ns. 7. $\Delta T_{DCT} < 50$ ns. 6-264