

## DESCRIPTION

The 82S114 and 82S115 are field programmable and include on-chip decoding and 2 chip enable inputs for ease of memory expansion. They feature tri-state outputs for optimization of word expansion in bused organizations. A D-type latch is used to enable the tri-state output drivers. In the Transparent Read mode, stored data is addressed by applying a binary code to the address inputs while holding Strobe high. In this mode the bit drivers will be controlled solely by CE1 and CE2 lines.

In the Latched Read mode, outputs are held in their previous state (high, low, or high Z) as long as Strobe is low, regardless of the state of address or chip enable. A positive Strobe transition causes data from the applied address to reach the outputs if the chip is enabled, and causes outputs to go to the high Z state if the chip is disabled.

A negative Strobe transition causes outputs to be locked into their last Read Data condition if the chip was enabled, or causes outputs to be locked into the high Z condition if the chip was disabled.

Both 82S114 and 82S115 devices are available in the commercial and military temperature ranges. For the commercial temperature range (0°C to +75°C) specify N82S114/115, F or N, and for the military temperature range (-55°C to +125°C) specify S82S114/115, F.


## FEATURES

- **Address access time:**  
N82S114/115: 60ns max  
S82S114/115: 90ns max
- **Power dissipation:** 165µW/bit typ
- **Input loading:**  
N82S114/115: -100µA max  
S82S114/115: -150µA max
- **On-chip storage latches**
- **Schottky clamped**
- **Fully compatible with Signetics 82S214 and 82S215 ROMs**
- **Fully TTL compatible**


## APPLICATIONS

- **Microprogramming**
- **Hardwire algorithms**
- **Character generation**
- **Control store**
- **Sequential controllers**

## PIN CONFIGURATIONS



## BLOCK DIAGRAM



# ABSOLUTE MAXIMUM RATINGS

PARAMETER	RATING	UNIT
V <sub>CC</sub> Supply voltage	+7	V <sub>dc</sub>
V <sub>IN</sub> Input voltage	+5.5	V <sub>dc</sub>
T <sub>A</sub> Operating Temperature range		°C
N82S114/115	0 to +75	
S82S114/115	-55 to +125	
T <sub>STG</sub> Storage	-65 to +150	

# DC ELECTRICAL CHARACTERISTICS

N82S114/115: 0°C ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V  
S82S114/115: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V

PARAMETER	TEST CONDITIONS	N82S114/115			S82S114/115			UNIT
		Min	Typ <sup>1</sup>	Max	Min	Typ <sup>1</sup>	Max	
V <sub>IL</sub> Input voltage Low	I <sub>IN</sub> = -18mA	2.0	-0.8	.85	2.0	-0.8	.8	V
V <sub>IH</sub> Input voltage High								
V <sub>IC</sub> Input voltage Clamp				-1.2			-1.2	
V <sub>OL</sub> Output voltage Low	I <sub>OUT</sub> = 9.6mA CE <sub>1</sub> = Low, CE <sub>2</sub> = High, I <sub>OUT</sub> = -2mA, High stored	2.7	0.4	0.45	2.4	0.4	0.5	V
V <sub>OH</sub> Output voltage High				3.3			3.3	
I <sub>IL</sub> Input current Low	V <sub>IN</sub> = 0.45V			-100			-150	μA
I <sub>IH</sub> Input current High				25			50	
I <sub>O(OFF)</sub> Output current Hi-Z state	CE <sub>1</sub> = High or CE <sub>2</sub> = 0, V <sub>OUT</sub> = 5.5V CE <sub>1</sub> = High or CE <sub>2</sub> = 0, V <sub>OUT</sub> = 0.5V V <sub>OUT</sub> = OV	-20		40	-15		100	μA
I <sub>OS</sub> Short circuit <sup>2</sup>				-40			-100	
I <sub>CC</sub> V <sub>CC</sub> supply current				-70			-85	
I <sub>CC</sub> V <sub>CC</sub> supply current			130	175		130	185	mA
C <sub>IN</sub> Capacitance Input	V <sub>CC</sub> = 5.0V, V <sub>IN</sub> = 2.0V V <sub>CC</sub> = 5.0V, V <sub>OUT</sub> = 2.0V CE <sub>1</sub> = High or CE <sub>2</sub> = 0		5			5		pF
C <sub>OUT</sub> Capacitance Output			8			8		

# AC ELECTRICAL CHARACTERISTICS

R<sub>1</sub> = 470Ω, R<sub>2</sub> = 1kΩ, C<sub>L</sub> = 30pF

N82S114/115: 0° ≤ T<sub>A</sub> ≤ +75°C, 4.75V ≤ V<sub>CC</sub> ≤ 5.25V

S82S114/115: -55°C ≤ T<sub>A</sub> ≤ +125°C, 4.5V ≤ V<sub>CC</sub> ≤ 5.5V


PARAMETER	TO	FROM	TEST CONDITIONS	N82S114/115			S82S114/115			UNIT
				Min	Typ <sup>1</sup>	Max	Min	Typ <sup>1</sup>	Max	
T <sub>AA</sub> Access time <sup>3</sup>	Output	Address	Latched or transparent read		35	60		35	90	ns
T <sub>CE</sub>					20	40		20	50	
T <sub>CD</sub> Disable time <sup>3</sup>	Output	Chip disable	Latched or transparent read		20	40		20	50	ns
T <sub>CDS</sub> Setup and hold time <sup>4</sup>	Output	Chip enable	Latched read only	40	0		50	0		ns
T <sub>CDH</sub> Setup time										
T <sub>ADH</sub> Hold time	Output	Address		0	-10		5	-10		
T <sub>SW</sub> Pulse width <sup>4</sup>			Latched read only	30	20		40	20		ns
T <sub>SL</sub> Latch time <sup>4</sup>			Latched read only	60	35		90	35		ns
T <sub>DL</sub> Delatch time <sup>4</sup>			Latched read only			30			35	ns

NOTES on following page.


# NOTES

1. Typical values are at  $V_{CC} = +5.0V$  and  $T_A = +25^{\circ}C$ .
2. No more than one output should be grounded at the same time and strobe should be disabled. Strobe is in high state.
3. If the strobe is high, the device functions in a manner identical to conventional bipolar ROMs. The timing diagram shows valid data will appear  $T_A$  nanoseconds after the address has changed the  $T_{CE}$  nanoseconds after the output circuit is enabled.  $T_{CD}$  is the time required to disable the output and switch it to an off or high impedance state after it has been enabled.
4. In Latched Read Mode data from any selected address will be held on the output when strobe is lowered. Only when strobe is raised will new location data be transferred and chip enable conditions be stored. The new data will appear on the outputs if the chip enable conditions enable the outputs.
5. During operation the fusing pins FE1 and FE2 may be grounded or left floating.
6. Positive current is defined as into the terminal referenced.



## TEST LOAD CIRCUIT



## VOLTAGE WAVEFORM



## TIMING DIAGRAMS



**PROGRAMMING SYSTEMS SPECIFICATIONS** (Testing of these limits may cause programming of device.)  $T_A = +25^\circ\text{C}$

PARAMETER	TEST CONDITIONS	LIMITS			UNIT
		Min	Typ	Max	
$V_{CCP}$ Power supply voltage To program <sup>1</sup>	$I_{CCP} = 200 \pm 25\text{mA}$ , Transient or steady state	4.75	5.0	5.25	V
$V_{CCH}$ Verify limit Upper		5.3	5.5	5.7	V
$V_{CCL}$ Lower		4.3	4.5	4.7	V
$V_S$ Verify threshold <sup>2</sup>		0.9	1.0	1.1	V
$I_{CCP}$ Programming supply current	$V_{CCP} = +5.0 \pm .25\text{V}$	175	200	225	mA
Input voltage					V
$V_{IL}$ Low		0	0.4	0.8	V
$V_{IH}$ High		2.4		5.5	V
Input current (FE <sub>1</sub> & FE <sub>2</sub> only)					$\mu\text{A}$
$I_{IL}$ Low	$V_{IL} = +0.45\text{V}$			-100	$\mu\text{A}$
$I_{IH}$ High	$V_{IH} = +5.5\text{V}$			10	mA
Input current (except FE <sub>1</sub> & FE <sub>2</sub> )					$\mu\text{A}$
$I_{IL}$ Low	$V_{IL} = +0.45\text{V}$			-100	$\mu\text{A}$
$I_{IH}$ High	$V_{IH} = +5.5\text{V}$			25	$\mu\text{A}$
$V_{OUT}$ Output programming voltage <sup>3</sup>	$I_{OUT} = 200 \pm 20\text{mA}$ , Transient or steady state $V_{OUT} = +17 \pm 1\text{V}$	16.0	17.0	18.0	V
$I_{OUT}$ Output programming current		180	200	220	mA
$T_R$ Output pulse rise time		10		50	$\mu\text{s}$
$t_P$ FE <sub>2</sub> programming pulse width		0.3	0.4	0.5	ms
$T_D$ Pulse sequence delay		10			$\mu\text{s}$
$T_{PR}$ Programming time	$V_{CC} = V_{CCP}$			12	sec
$T_{PS}$ Programming pause	$V_{CC} = 0\text{V}$	6			sec
$\frac{T_{PR}}{T_{PR}+T_{PS}}$ Programming duty cycle <sup>4</sup>				50	%

**NOTES**

1. Bypass  $V_{CC}$  to GND with a  $0.01\mu\text{F}$  capacitor to reduce voltage spikes.
2.  $V_S$  is the sensing threshold of the PROM output voltage for a programmed bit. It normally constitutes the reference voltage applied to a comparator circuit to verify a successful fusing attempt.
3. Care should be taken to insure the  $17 \pm 1\text{V}$  output voltage is maintained during the entire fusing cycle.
4. Continuous fusing for an unlimited time is also allowed, provided that a 60% duty cycle is maintained. This may be accomplished by following each Program-Verify cycle with a Rest period ( $V_{CC} = 0\text{V}$ ) of 3ms.

**RECOMMENDED  
PROGRAMMING PROCEDURE**

The 82S114/115 are shipped with all bits at logical low. To write logical high, proceed as follows:

**SET-UP**

1. Apply GND to pin 12.
2. Terminate all device outputs with a  $10\text{k}\Omega$  resistor to  $V_{CC}$ .
3. Set  $\overline{\text{CE}}_1$  to logic low, and  $\text{CE}_2$  to logic high (TTL levels).
4. Set Strobe to logic high level.

**Program-Verify Sequence**

1. Raise  $V_{CC}$  to  $V_{CCP}$ , and address the word to be programmed by applying TTL high and low logic levels to the device address inputs.
2. After  $10\mu\text{s}$  delay, apply to FE<sub>1</sub> (pin 13) a voltage source of  $+5.0 \pm 0.5\text{V}$ , with  $10\text{mA}$

sourcing current capability.

3. After  $10\mu\text{s}$  delay, apply a voltage source of  $+17.0 \pm 1.0\text{V}$  to the output to be programmed. The source must have a current limit  $200\text{mA}$ . Program on output at the time.
4. After  $10\mu\text{s}$  delay, raise FE<sub>2</sub> (pin 11) from  $0\text{V}$  to  $+5.0 \pm 0.5\text{V}$  for a period of  $1\text{ms}$ , and then return to  $0\text{V}$ . Pulse source must have a  $10\text{mA}$  sourcing current capability.
5. After  $10\mu\text{s}$  delay, remove  $+17.0\text{V}$  supply from programmed output.
6. To verify programming, after  $10\mu\text{s}$  delay, return FE<sub>1</sub> to  $0\text{V}$ . Raise  $V_{CC}$  to  $V_{CCH} = +5.5 \pm .2\text{V}$ . The programmed output should remain in the high state. Again, lower  $V_{CC}$  to  $V_{CCL} = +4.5 \pm .2\text{V}$ , and verify that the programmed output remains in the high state.
7. Raise  $V_{CC}$  to  $V_{CCP}$  and repeat steps 2 through 6 to program other bits at the

same address.

8. Repeat steps 1 through 7 to program all other address locations.

# TYPICAL PROGRAMMING SEQUENCE

