

# 9-BIT PARITY GENERATOR | 82562 AND CHECKER

A,F PACKAGES

# DIGITAL 8000 SERIES SCHOTTKY TTL/MSI

### DESCRIPTION

The 82S62 9-Input Parity Generator/Parity Checker is a versatile MSI device commonly used to detect errors in data transmission or in data retrieval. Two outputs (EVEN and ODD) are provided for versatility. An INHIBIT input is provided to disable both outputs of the 82S62. (A logic 1 on the INHIBIT input forces both outputs to a logic 0.)


When used as a Parity Generator, the 82S62 supplies a parity bit which is transmitted together with the data word.

At the receiving end, the 82S62 acts as a Parity Checker and indicates that data has been received correctly or that an error has been detected.

### **FEATURES**

- SCHOTTKY-CLAMPED TTL STRUCTURE
- **EVEN/ODD PARITY OUTPUTS**
- INHIBIT INPUT
- PNP INPUTS

### **LOGIC DIAGRAM**



### ELECTRICAL CHARACTERISTICS (Over Recommended Operating Temperature and Voltage)


		LI	MITS		TEST CONDITIONS		OUTPUTS	
CHARACTERISTICS	MIN	MIN TYP MAX UNITS		UNITS	DATA INPUT UNDER TEST	INHIBIT	UNDER TEST	NOTES
"1" Output Voltage			1					
Even	2.7		1	v	0V	.8V	−1mA	6
Odd	2.7	i	1	v	2.0V	.8V	-1mA	6
"0" Output Voltage			1				(	_
Even			0.50	\	2.0V	.8∨	20mA	7
Odd	1 1		0.50	l v	0V	.8∨	20mA	7
"0" Input Current				1				
Data Inputs P <sub>1</sub> -P <sub>8</sub>			-800	μА	0.5∨	J		
Data Input Pg	1		-1.2	mA	0.5V	1		
Inhibit			-800	μА		0.5V		
"1" Input Current						ſ	1	
Data Inputs			10	μΑ	4.5V			
Inhibit	[ [		10	μA		4.5V	1	ľ
Power/Current Consumption			355/67	mW/mA				11
Output Short Circuit Current	1 1			1			1	
Even	-40		-100	mA	0V	ov	ov.	11,12
Odd	-40		-100	mA	4.0V	0∨	l ov	11,12

## $T_A = 25^{\circ}C$ and $V_{CC} = 5.0V$

CHARACTERISTICS		LI	MITS		TEST CONDITIONS	INHIBIT	OUTPUTS	NOTES
	MIN	TYP	MAX	UNITS	UNDER TEST	INTIBIT	UNDER TEST	
Turn-on/Turn-off Times								
P <sub>1</sub> - P <sub>8</sub> to Even	- 1	1	23	ns	Pulse			8
P <sub>1</sub> - P <sub>8</sub> to Odd		]	28	ns	Pulse			8
Pg to Even		ļ	12	ns	Pulse			8
Pg to Odd			18	ns	Pulse			8
Inhibit to Even			9	ns		Pulse		8
Inhibit to Odd		i	9	ns	ļ	Pulse		8

#### NOTES:

- All voltage measurements are referenced to the ground terminal.
  Terminals not specifically referenced are left electrically open.
- All measurements are taken with ground pin tied to zero volts.
- 3. Positive current flow is defined as into the terminal referenced.
- 4. Positive logic: "UP" Level = "1", "DOWN" Level = "0".
- Precautionary measures should be taken to ensure current limiting in accordance with Absolute Maximum Ratings should the isolation diodes become forward biased.
- 3. Output source current is supplied through a resistor to ground.
- . Output sink current is supplied through a resistor to VCC.
- 8. Refer to AC Test Figure.
- Manufacturer reserves the right to make design and process changes and improvements.
- This test guarantees operation free of input latch-up over the specified operating power supply voltage range.
- 11. V<sub>CC</sub> = 5.25V.
- 12. Not more than one output should be shorted at a time.



TEST TABLE													
TEST NO.		INPUTS										OUTPUTS	
	Pı	P <sub>2</sub>	P3	P4	PB	P6	P7	PB	Pg	INH	EVEN	000	
1	PG	٥	0	0	0	0	0	0	0	0		т	
2	PG	0	0	0	0	0	0	0	0	0	т	Т	
3	0	0	PG	0	0	0	0	0	0	0	T	Т	
4	0	0	0	0	PG	0	0	0	0	n	T	T	
5	0	0	0	0	0	0	PG	0	0	0	T	T	
6	0	0	0	0	0	0	0	0	PG	0	T	т	
7	0	0	0	0	0	0	0	0	0	PG	T	т	

"1" = 2.7V "0" - GROUND

#### NOTE:

- 1. A.C. TEST JIGS MUST NOT HAVE ANY SWITCHES.
- 2. A.C. TEST JIGS MUST HAVE LESS THAN 1/8 INCH LEAD LENGTH FROM PACKAGE PINS.