

## LM4985 Boomer<sup>™</sup> Audio Power Amplifier Series Stereo 135mW Low Noise Headphone Amplifier with Selectable Capacitively Coupled or Output Capacitor-less (OCL) Output and Digitally Controlled (I<sup>2</sup>C) Volume Control

Check for Samples: LM4985, LM4985TMEVAL

### FEATURES

- **OCL or Capacitively Coupled Outputs (Patent** Pending)
- I<sup>2</sup>C Digitally Controlled Volume Control
- Available in Space-Saving 0.4mm Lead-Pitch **DSBGA** Package
- Volume Control Range: -76dB to +18dB
- **Ultra Low Current Shutdown Mode**
- 2.3V 5.5V Operation
- **Ultra Low Noise**

### APPLICATIONS

- **Mobile Phones**
- **PDAs**
- **Portable Electronics Devices**
- **MP3 Players**

### KEY SPECIFICATIONS ( $V_{DD} = 3.6V$ )

- PSRR: 217Hz and 1kHzs
  - Output Capacitor-Less (OCL)
    - $f_{RIPPLE} = 217Hz, 77dB (Typ)$
    - $f_{RIPPLE} = 1 kHz, 76 dB (Typ)$
  - Capacitor Coupled (C-CUPL)
    - $f_{RIPPLE} = 217Hz, 63dB (Typ)$
    - $f_{RIPPLE} = 1 kHz$ , 62dB (Typ)
  - Output Power Per Channel
  - $(f_{IN} = 1 \text{ kHz}, \text{ THD+N} = 1\%),$

 $R_L = 16\Omega$ , OCL

- $-V_{DD} = 2.5V, 31mW (Typ)$
- V<sub>DD</sub> = 3.6V, 68mW (Typ)
- $-V_{DD} = 5.0V, 135mW (Typ)$
- THD+N (f = 1kHz)
  - $-R_{LOAD} = 16\Omega$ , OCL,  $P_{OUT} = 60$ mW, 0.60
  - $-R_{LOAD} = 32\Omega$ , OCL,  $P_{OUT} = 33$ mW, 0.031
- Shutdown Current, 0.1µA (Typ)

# ÆÀ

Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet. Boomer is a trademark of Texas Instruments.

All other trademarks are the property of their respective owners.

### DESCRIPTION

The LM4985 is a stereo audio power amplifier with internal digitally controlled volume control. This amplifier is capable of delivering 68mW<sub>RMS</sub> per channel into a  $16\Omega$  load or  $38mW_{RMS}$  per channel into a 32 $\Omega$  load at 1% THD when powered by a 3.6V power supply and operating in the OCL mode.

Boomer audio power amplifiers were designed specifically to provide high quality output power with a minimal amount of external components. To that end, the LM4985 features two functions that optimize system cost and minimize PCB area: an integrated, digitally controlled (I<sup>2</sup>C bus) volume control and an operational mode that eliminates output signal coupling capacitors (OCL mode). Since the LM4985 does not require bootstrap capacitors, snubber networks, or output coupling capacitors, it is optimally suited for low-power, battery powered portable systems. For added design flexibility, the LM4985 can also be configured for single-ended capacitively coupled outputs.

The LM4985 features a current shutdown mode for micropower dissipation and thermal shutdown protection.

### **Block Diagram**



Figure 1. Block Diagram

### **Typical Application**





Texas Instruments

www.ti.com



www.ti.com





### **Connection Diagram**



Figure 4. DSBGA Package Top View See NS Package Number YFQ0012

#### PIN REFERENCE, NAME, AND FUNCTION

Reference	Name	Function
A1	ADR	I <sup>2</sup> C serial interface address input.
A2	IN2	Analog signal input two.
A3	OUT2	Power amplifier two output.
B1	SDA	I <sup>2</sup> C serial interface data input.
B2	BYPASS	The internal V <sub>DD</sub> /2 ac bypass node.
B3	CNTGND	In OCL mode, this is the ac ground return. It is biased to $V_{\mbox{\scriptsize DD}}/2.$ Leave unconnected for C-CUPL mode.
C1	SCL	I2C serial interface clock input.
C2	GND	The LM4985's power supply ground input.
C3	V <sub>DD</sub>	The LM4985's power supply voltage input.
D1	I <sup>2</sup> CV <sub>DD</sub>	$\rm I^2C$ serial interface power supply input. Can be connected to the same supply that is connected to the $\rm V_{DD}$ pin.
D2	IN1	Analog signal input one.
D3	OUT1	Power amplifier one output.

Copyright © 2006, Texas Instruments Incorporated

### LM4985, LM4985TMEVAL



#### SNAS346B-MAY 2006-REVISED MAY 2006

www.ti.com



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

### Absolute Maximum Ratings<sup>(1)(2)</sup>

Supply Voltage (V <sub>DD</sub> , I <sup>2</sup> CV <sub>DD</sub> )		6.0V
Storage Temperature		−65°C to +150°C
Input Voltage (IN1, IN2, OUT1, OUT2, BYPASS, CNTGND, GND pins relative to the $V_{DD}$ pin)		-0.3V to V <sub>DD</sub> + 0.3V
Input Voltage (ADR, SDA, SCL pins, relative to the I <sup>2</sup> CV <sub>DD</sub> pin)		-0.3V to I <sup>2</sup> CV <sub>DD</sub> + 0.3V
Power Dissipation <sup>(3)</sup>		Internally Limited
ESD Susceptibility <sup>(4)</sup>		2000V
ESD Susceptibility <sup>(5)</sup>		200V
Junction Temperature		150°C
Thermal Resistance	$\theta_{JA}$	109°C/W

(1) All voltages are measured with respect to the GND pin unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(3) The maximum power dissipation must be derated at elevated temperatures and is dictated by TJ<sub>MAX</sub>, θ<sub>JA</sub>, and the ambient temperature, T<sub>A</sub>. The maximum allowable power dissipation is P<sub>DMAX</sub> = (T<sub>JMAX</sub> - T<sub>A</sub>)/ θ<sub>JA</sub> or the number given in Absolute Maximum Ratings, whichever is lower. For the LM4985, see power derating currents for more information.

(4) Human Body Model: 100pF discharged through a  $1.5k\Omega$  resistor.

(5) Machine Model:  $200pF \le C_{mm} \le 220pF$  discharged through all pins.

### **Operating Ratings**

Temperature Range	$T_{MIN} \le T_A \le T_{MAX}$	−40°C ≤ T <sub>A</sub> ≤ 85°C
Quantus Maltana	V <sub>DD</sub>	$2.3 \forall \le \forall_{CC} \le 5.5 \forall$
Supply voltage	I <sup>2</sup> CV <sub>DD</sub>	$1.7V \le I^2 CV_{DD} \le 5.5V$

### Electrical Characteristics $V_{DD} = 5V^{(1)(2)}$

The following specifications apply for  $R_L = 16\Omega$ , f = 1kHz, and  $C_B = 4.7\mu$ F unless otherwise specified. Limits apply to  $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LM	LM4985	
			Тур <sup>(3)</sup>	Limit <sup>(4)(5)</sup>	(Limits)
I <sub>DD</sub>	Quiescent Power Supply Current	$V_{IN} = 0V, I_{OUT} = 0A$ Single-Channel no load OCL Single-Channel no load C-CUPL Dual-Channel no load OCL Dual-Channel no load C-CUPL	2 1.5 3 2.3	4.9 3.8	mA (max)
I <sub>SD</sub>	Shutdown Current	V <sub>SHUTDOWN</sub> = GND	0.1	1.0	μA (max)
V <sub>SDIH</sub>	Logic Voltage Input High			3.5	V (min)
V <sub>SDIL</sub>	Logic Voltage Input Low			1.5	V (max)

(1) All voltages are measured with respect to the GND pin unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

(3) Typicals are measured at 25°C and represent the parametric norm.

- (4) Limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.



#### www.ti.com

## Electrical Characteristics $V_{DD} = 5V^{(1)(2)}$ (continued)

25°C.

Symbol	Parameter	Conditions	LM4985		Units
			Тур <sup>(3)</sup>	Limit <sup>(4)(5)</sup>	(Limits)
		THD ≤ 1%; f <sub>IN</sub> = 1kHz			
		$R_{LOAD} = 16\Omega \text{ OCL}$	135	115	
Po	Output Power	$R_{LOAD} = 16\Omega \text{ C-CUPL}$	135		mW (min)
		$R_{LOAD} = 32\Omega \text{ OCL}$	79	70	
		$R_{LOAD} = 32\Omega \text{ C-CUPL}$	80		
THD+N	Total Harmonic Distortion + Noise	$ \begin{array}{l} R_{LOAD} = 16\Omega \; OCL, \; P_{O} = 100 mW \\ R_{LOAD} = 16\Omega \; C\text{-}CUPL, \; P_{O} = 100 mW \\ R_{LOAD} = 32\Omega \; OCL, \; P_{O} = 60 mW \\ R_{LOAD} = 32\Omega \; C\text{-}CUPL, \; P_{O} = 70 mW \\ \end{array} $	0.08 0.02 0.04 0.01		%
V <sub>ON</sub>	Output Noise Voltage	$V_{IN} = AC GND, A_V = 0dB, A$ -weighted	15		μV
PSRR	Power Supply Rejection Ratio	$ \begin{array}{l} V_{RIPPLE} = 200mVp-p^{(6)} \\ f_{IN} = 217Hz \ sinewave \\ OCL \\ C-CUPL \end{array} $	77 65	57	dB (min)
		f <sub>IN</sub> = 1kHz sinewave OCL C-CUPL	77 65	60	
Xtalk	Channel-to-channel Crosstalk	$P_{out} = 40 \text{mW. OCL}$ $R_{LOAD} = 16\Omega$ $R_{LOAD} = 32\Omega$	51 56		dB
		$\begin{aligned} P_{\text{out}} &= 50\text{mW. C-CUPL} \\ R_{\text{LOAD}} &= 16\Omega \\ R_{\text{LOAD}} &= 32\Omega \end{aligned}$	58 68		dB
		$C_{BYPASS} = 4.7 \mu F^{(7)}$			
	Wake Up Time form Shutdown	WT1 = 0, WT0 = 0 OCL C-CUPL	75 285		- msec
T <sub>WU</sub>		WT1 = 0, WT0 = 1 OCL C-CUPL	110 530		
		WT1 = 1, WT0 = 0 OCL C-CUPL	180 1030		
		WT1 = 1, WT0 = 1 OCL C-CUPL	320 2050		
R <sub>IN</sub>	Input Resistance	Stereo mode Mono mode	20 10		kΩ
A <sub>VMIN</sub>	Minimum Gain	Code = 00000	-76		dB (min)
A <sub>VMAX</sub>	Maximum Gain	Code = 11111	18		dB (min)
ΔA <sub>V</sub>	Gain Accuracy per Step	$18dB \ge A_V \ge -44dB$ -44dB \ge A_V > -76dB	±0.5 ±1.0		dB
V <sub>OS</sub>	Output Offset Voltage	$\begin{array}{l} \text{OCL} \\ \text{R}_{\text{LOAD}} = 32\Omega \\ \text{V}_{\text{IN}} = \text{AC GND} \end{array}$	2.0	20	mV (max)

(6)  $10\Omega$  terminated input. (7) The wake-up time (T<sub>WU</sub>) is calculated using the following formula; T<sub>WU</sub> = [C<sub>BYPASS</sub> (VDD) / 2 (I<sub>BYPASS</sub>)] + 40ms.

www.ti.com

### Electrical Characteristics $V_{DD} = 3.6V^{(1)(2)}$

The following specifications apply for  $R_L = 16\Omega$ , f = 1kHz, and  $C_B = 4.7\mu F$  unless otherwise specified. Limits apply to  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	LM4985		Units
			Typ <sup>(3)</sup>	Limit <sup>(4)(5)</sup>	(Limits)
		$V_{IN} = 0V, I_{OUT} = 0A$			
		Single-Channel no load OCL	1.8	3.1	
I <sub>DD</sub>	Quiescent Power Supply Current	Single-Channel no load C-CUPL	1.0		
		Dual-Channel no load OCL	2.1	4	mA (max)
		Dual-Channel no load C-CUPL	2.3	3	
I <sub>SD</sub>	Shutdown Current	V <sub>SHUTDOWN</sub> = GND	0.1	1.0	µA (max)
V <sub>SDIH</sub>	Logic Voltage Input High			2.52	V (min)
V <sub>SDIL</sub>	Logic Voltage Input Low			1.08	V (max)
		THD+N < 1%, $f_{IN} = 1kHz$			
	Output Power	$R_{LOAD} = 16\Omega \text{ OCL}$	68	60	
Po		$R_{LOAD} = 16\Omega \text{ C-CUPL}$	70		mW (min)
		$R_{LOAD} = 32\Omega \text{ OCL}$	38	34	
		$R_{LOAD} = 32\Omega \text{ C-CUPL}$	41		
THD+N	Total Harmonic Distortion + Noise		0.06 0.03 0.03 0.03		%
V <sub>ON</sub>	Output Noise Voltage	$V_{IN} = AC GND, A_V = 0dB, A$ -weighted	15		μV
PSRR	Power Supply Rejection Ratio	$\begin{array}{l} V_{\text{RIPPLE}} = 200 \text{mVp-p}^{(6)} \\ f_{\text{IN}} = 217 \text{Hz sinewave} \\ \text{OCL} \\ \text{C-CUPL} \end{array}$	77 63	55	dB (min)
		f <sub>IN</sub> = 1kHz sinewave OCL C-CUPL	76 62	57	
Ytalk		$P_{out} = 40 \text{mW. OCL}$ $R_{LOAD} = 16\Omega$ $R_{LOAD} = 32\Omega$	51 56		dB
Λιαϊκ	Chamler-to-Chamler Crosstalk	$P_{out} = 50 \text{mW. C-CUPL}$ $R_{LOAD} = 16 \Omega$ $R_{LOAD} = 32 \Omega$	58 69		dB

(1) All voltages are measured with respect to the GND pin unless otherwise specified.

- (2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.
- (3) Typicals are measured at 25°C and represent the parametric norm.
- (4) Limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.
- (6)  $10\Omega$  terminated input.

6 Submit Documentation Feedback



www.ti.com

### Electrical Characteristics $V_{DD} = 3.6V^{(1)(2)}$ (continued)

The following specifications apply for  $R_L = 16\Omega$ , f = 1kHz, and  $C_B = 4.7\mu$ F unless otherwise specified. Limits apply to  $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LM	4985	Units
			Тур <sup>(3)</sup>	Limit <sup>(4)(5)</sup>	(Limits)
		$C_{BYPASS} = 4.7 \mu F^{(7)}$			
	Wake Up Time from Shutdown	WT1 = 0, WT0 = 0 OCL C-CUPL	66 222	93	
T <sub>WU</sub>		WT1 = 0, WT0 = 1 OCL C-CUPL	92 405		msec
		WT1 = 1, WT0 = 0 OCL C-CUPL	143 774		
		WT1 = 1, WT0 =1 OCL C-CUPL	246 1532		
R <sub>IN</sub>	Input Resistance	Stereo mode Mono mode	20 10		kΩ
A <sub>VMIN</sub>	Minimum Gain	Code = 00000	-76	-72	dB (max)
A <sub>VMAX</sub>	Maximum Gain	Code = 11111	18	17	dB (min)
ΔA <sub>V</sub>	Gain Accuracy per Step	$18dB \ge A_V \ge -44dB$ $-44dB \ge A_V > -76dB$	± 0.5 ± 1.0	± 1.0 ± 2.0	dB
V <sub>OS</sub>	Output Offset Voltage	$\begin{array}{l} \text{OCL} \\ \text{R}_{\text{LOAD}} = 32\Omega \\ \text{V}_{\text{IN}} = \text{AC GND} \end{array}$	2.0	20	mV (max)

(7) The wake-up time ( $T_{WU}$ ) is calculated using the following formula;  $T_{WU} = [C_{BYPASS} (VDD) / 2 (I_{BYPASS})] + 40ms$ .

### Electrical Characteristics V<sub>DD</sub> = 2.5V<sup>(1)(2)</sup>

The following specifications apply for  $R_L = 16\Omega$ , f = 1kHz, and  $C_B = 4.7\mu$ F unless otherwise specified. Limits apply to  $T_A = 25^{\circ}$ C.

Symbol	Parameter	Conditions	LM	4985	Units
			Тур <sup>(3)</sup>	Limit <sup>(4)(5)</sup>	(Limits)
I <sub>DD</sub>	Quiescent Power Supply Current	$V_{IN} = 0V, I_{OUT} = 0A$ Single-Channel no load OCL Single-Channel no load C-CUPL Dual-Channel no load OCL Dual-Channel no load C-CUPL	1.6 1 2.1 1.6		mA
I <sub>SD</sub>	Shutdown Current	V <sub>SHUTDOWN</sub> = GND	0.1		μA
V <sub>SDIH</sub>	Logic Voltage Input High			1.75	V (min)
V <sub>SDIL</sub>	Logic Voltage Input Low			0.75	V (max)
Po	Output Power	$\begin{array}{l} THD+N < 1\%, \ f_{IN} = 1 \ kHz \\ R_{LOAD} = 16 \Omega \ OCL \\ R_{LOAD} = 16 \Omega \ C-CUPL \\ R_{LOAD} = 32 \Omega \ OCL \\ R_{LOAD} = 32 \Omega \ C-CUPL \end{array}$	31 33 19 19		mW

(1) All voltages are measured with respect to the GND pin unless otherwise specified.

(2) Absolute Maximum Ratings indicate limits beyond which damage to the device may occur. Operating Ratings indicate conditions for which the device is functional but do not ensure specific performance limits. Electrical Characteristics state DC and AC electrical specifications under particular test conditions which ensure specific performance limits. This assumes that the device is within the Operating Ratings. Specifications are not ensured for parameters where no limit is given, however, the typical value is a good indication of device performance.

- (3) Typicals are measured at 25°C and represent the parametric norm.
- (4) Limits are specified to Texas Instruments' AOQL (Average Outgoing Quality Level).
- (5) Datasheet min/max specification limits are specified by design, test, or statistical analysis.

Copyright © 2006, Texas Instruments Incorporated

### LM4985, LM4985TMEVAL



www.ti.com

SNAS346B-MAY 2006-REVISED MAY 2006

## Electrical Characteristics $V_{DD} = 2.5V^{(1)(2)}$ (continued)

The following specifications apply for  $R_L = 16\Omega$ , f = 1kHz, and  $C_B = 4.7\mu F$  unless otherwise specified. Limits apply to  $T_A = 25^{\circ}C$ .

Symbol	Parameter	Conditions	LM4985		Units
			Тур <sup>(3)</sup>	Limit <sup>(4)(5)</sup>	(Limits)
THD+N	Total Harmonic Distortion + Noise		0.07 0.05 0.06 0.04		%
V <sub>ON</sub>	Output Noise Voltage	$V_{IN} = AC GND, A_V = 0dB, A$ -weighted	10		μV
PSRR	Power Supply Rejection Ratio	$V_{RIPPLE} = 200 \text{mVp-p}^{(6)}$ $f_{IN} = 217 \text{Hz}$ sinewave OCL C-CUPL	75 59		dB
		OCL C-CUPL	75 59		
	talk Channel-to-Channel Crosstalk	$\begin{array}{l} P_{out} = 20mW,  OCL \\ R_{LOAD} = 16\Omega \\ R_{LOAD} = 32\Omega \end{array}$	50 55		dB
Ataik		$\begin{array}{l} P_{out} = 20 \text{mW. C-CUPL} \\ R_{\text{LOAD}} = 16 \Omega \\ R_{\text{LOAD}} = 32 \Omega \end{array}$	58 67		dB
	Wake Up Time from Shutdown	$C_{BYPASS} = 4.7 \mu F^{(7)}$			
Τwu		WT1 = 0, WT0 = 0 OCL C-CUPL	66 214		msec
		WT1 = 0, WT0 = 1 OCL C-CUPL	92 544		
		WT1 = 1, WT0 = 0 OCL C-CUPL	145 1053		
		WT1 = 1, WT0 = 1 OCL C-CUPL	250 2098		
R <sub>IN</sub>	Input Resistance	Stereo mode Mono mode	20 10		kΩ
A <sub>VMIN</sub>	Minimum Gain	Code = 00000	-76		dB
A <sub>VMAX</sub>	Maximum Gain	Code = 11111	18		dB
ΔA <sub>V</sub>	Gain Accuracy per Step	$18dB \ge A_V \ge -44dB$ $-44dB \ge A_V > -76dB$	± 0.5 ± 1.0		dB
V <sub>OS</sub>	Output Offset Voltage	$\begin{array}{l} \text{OCL} \\ \text{R}_{\text{LOAD}} = 32\Omega \\ \text{V}_{\text{IN}} = \text{AC GND} \end{array}$	2.0		mV

(6)  $10\Omega$  terminated input.

(7) The wake-up time  $(T_{WU})$  is calculated using the following formula;  $T_{WU} = [C_{BYPASS} (VDD) / 2 (I_{BYPASS})] + 40$ ms.

### **External Components Description**

(See Figure 2)

Comp	onents	Functional Description
1.	Cl	Input coupling capacitor which blocks the DC voltage at the amplifier's input terminals. Also creates a high-pass filter with $R_i$ at $f_c = 1/(2\pi R_i C_i)$ . Refer to the section <b>Proper Selection of External Components</b> , for an explanation of how to determine the value of $C_i$ .
2.	C <sub>S</sub>	Supply bypass capacitor which provides power supply filtering. Refer to the POWER SUPPLY BYPASSING section for information concerning proper placement and selection of the supply bypass capacitor.

### TEXAS INSTRUMENTS

## LM4985, LM4985TMEVAL

#### SNAS346B-MAY 2006-REVISED MAY 2006

www.ti.com
------------

Compo	onents	Functional Description
3.	C <sub>B</sub>	Bypass pin capacitor which provides half-supply filtering. Refer to the section, POWER SUPPLY BYPASSING, for information concerning proper placement and selection of $C_B$
6.	Co	Output coupling capacitor which blocks the DC voltage at the amplifier's output. Forms a high pass filter with $R_L$ at $f_o = 1/(2\pi R_L C_o)$



#### SNAS346B-MAY 2006-REVISED MAY 2006



Copyright © 2006, Texas Instruments Incorporated



Texas

INSTRUMENTS





TEXAS INSTRUMENTS

200m

50m 70m

20m

30m 40m

www.ti.com



Copyright © 2006, Texas Instruments Incorporated

100m

200m

50m







#### Copyright © 2006, Texas Instruments Incorporated





Copyright © 2006, Texas Instruments Incorporated



### LM4985, LM4985TMEVAL

SNAS346B-MAY 2006-REVISED MAY 2006







#### SNAS346B-MAY 2006-REVISED MAY 2006



**Typical Performance Characteristics (continued)** 

Copyright © 2006, Texas Instruments Incorporated





Texas

INSTRUMENTS





#### SNAS346B-MAY 2006-REVISED MAY 2006





Load Dissipation vs Amplifier Dissipation  $V_{DD} = 3.6V, OCL$ 





Load Dissipation vs Amplifier Dissipation  $V_{DD} = 2.5V$ , OCL



Load Dissipation vs Amplifier Dissipation  $V_{DD} = 5.0V, OCL$ 



**Typical Performance Characteristics (continued)** 



**EXAS** 

INSTRUMENTS





#### SNAS346B-MAY 2006-REVISED MAY 2006



20



 $12 \ 15 \ 18 \ 21 \ 24 \ 27 \ 30$ 

VOLUME STEPS

Figure 75.



Texas

INSTRUMENTS

**Typical Performance Characteristics (continued)** 

0 3 6 9



### SNAS346B-MAY 2006-REVISED MAY 2006







#### www.ti.com

### **Typical Performance Characteristics (continued)**



### APPLICATION INFORMATION

### **AMPLIFIER CONFIGURATION EXPLANATION**

As shown in Figure 1, the LM4985 has three internal power amplifiers. Two of the amplifiers which amplify signals applied to their inputs, have internally configurable gain. The remaining third amplifier provides both half-supply output bias and AC ground return.

Loads, such as a headphone speaker, are connected between OUT1 and CNTGND or OUT2 and CNTGND. This configuration does not require an output coupling capacitor. The classical single-ended amplifier configuration, where one side of the load is connected to ground, requires large, expensive output coupling capacitors.

A configuration such as the one used in the LM4985 has a major advantage over single supply, single-ended amplifiers. Since the outputs OUT1, OUT2, and CNTGND are all biased at  $1/2 V_{DD}$ , no net DC voltage exists across each load. This eliminates the need for output coupling capacitors which are required in a single-supply, single-ended amplifier configuration. Without output coupling capacitors in a typical single-supply, single-ended amplifier, the bias voltage is placed across the load resulting in both increased internal IC power dissipation and possible loudspeaker damage.

The LM4985 eliminates these output coupling capacitors when operating in Output Capacitor-less (OCL) mode. Unless shorted to ground, VoC is internally configured to apply a  $1/2 V_{DD}$  bias voltage to a stereo headphone jack's sleeve. This voltage matches the bias voltage present on VoA and VoB outputs that drive the headphones. The headphones operate in a manner similar to a bridge-tied load (BTL). Because the same DC voltage is applied to both headphone speaker terminals this results in no net DC current flow through the speaker. AC current flows through a headphone speaker as an audio signal's output amplitude increases on the speaker's terminal.

The headphone jack's sleeve is not connected to circuit ground when used in OCL mode. Using the headphone output jack as a line-level output will place the LM4985's  $1/2 V_{DD}$  bias voltage on a plug's sleeve connection. This presents no difficulty when the external equipment uses capacitively coupled inputs. For the very small minority of equipment that is DC coupled, the LM4985 monitors the current supplied by the amplifier that drives the headphone jack's sleeve. If this current exceeds  $500mA_{PEAK}$ , the amplifier is shutdown, protecting the LM4985 and the external equipment.

#### POWER DISSIPATION

Power dissipation is a major concern when using any power amplifier. When operating in capacitor-coupled mode (C-CUPL), Equation 1 states the maximum power dissipation point for a single-ended amplifier operating at a given supply voltage and driving a specified output load.

$$P_{DMAX} = 2(V_{DD})^2 / (2\pi^2 R_L)$$

When operating in the OCL mode, the LM4985's three operational amplifiers produce a maximum power dissipation given in Equation 2:

$$P_{DMAX} = [2(V_{DD})^{2} / (2\pi^{2}R_{L})] + [V_{DD}^{2} / (4\pi R_{L})]$$

The maximum power dissipation point obtained from Equation 1 or Equation 2 must not be greater than the power dissipation that results from Equation 3:

$$\mathsf{P}_{\mathsf{DMAX}} = (\mathsf{T}_{\mathsf{JMAX}} - \mathsf{T}_{\mathsf{A}}) / \theta_{\mathsf{JA}}$$

For package YFQ0012,  $\theta_{JA} = 190^{\circ}$ C/W.  $T_{JMAX} = 150^{\circ}$ C for the LM4985. Depending on the ambient temperature,  $T_A$ , of the system surroundings, Equation 3 can be used to find the maximum internal power dissipation supported by the IC packaging. If the result of Equation 2 is greater than that of Equation 3, then either the supply voltage must be decreased, the load impedance increased or  $T_A$  reduced.

For a typical application using a 3.6V power supply, with a  $32\Omega$  load, the maximum ambient temperature possible without violating the maximum junction temperature is approximately 144°C provided that device operation is around the maximum power dissipation point. Thus, for typical applications, power dissipation is not an issue. Power dissipation is a function of output power and thus, if typical operation is not around the maximum power dissipation point, the ambient temperature may be increased accordingly. Refer to the Typical Performance Characteristics curves for power dissipation information for lower output powers.

24



(2) tho

(1)

(3)



#### www.ti.com

#### POWER SUPPLY BYPASSING

As with any amplifier, proper supply bypassing is important for low noise performance and high power supply rejection. The capacitor location on the power supply pins should be as close to the device as possible.

Typical applications employ a regulator with  $10\mu$ F tantalum or electrolytic capacitor and a ceramic bypass capacitor which aid in supply stability. This does not eliminate the need for bypassing the supply nodes of the LM4985. A bypass capacitor value in the range of  $0.1\mu$ F to  $1\mu$ F is recommended for C<sub>S</sub>.

#### MICRO POWER SHUTDOWN

The LM4985's micropower shutdown is activated or deactivated through its I<sup>2</sup>C digital interface . Please refer to Table 1 for the I<sup>2</sup>C Address, Register Select, and Mode Control registers. Each amplifier within the LM4985 can be shutdown individually.

Please observe the following protocol when placing an individual amplifier channel in shutdown while the other channel remains active. The protocol requires activating both channels' shutdown simultaneously, then deactivating the shutdown of the channel whose output is desired (or leaving the desire channel in shutdown mode). Also, when operating in the C-CUPL mode, a short delay time is required between activating one channel after placing both channels in shutdown. If the user finds that both channels activate when only one was chosen, increase the delay.

#### SELECTION OF INPUT CAPACITOR SIZE

Amplifying the lowest audio frequencies requires a high value input coupling capacitor, C<sub>i</sub>. A high value capacitor can be expensive and may compromise space efficiency in portable designs. In many cases, however, the headphones used in portable systems have little ability to reproduce signals below 60Hz. Applications using headphones with this limited frequency response reap little improvement by using a high value input capacitor.

In addition to system cost and size, turn on time is affected by the size of the input coupling capacitor  $C_i$ . A larger input coupling capacitor requires more charge to reach its quiescent DC voltage. This charge comes from the output via the feedback Thus, by minimizing the capacitor size based on necessary low frequency response, turn-on time can be minimized. A small value of  $C_i$  (in the range of 0.22µF to 0.68µF), is recommended.

#### MAXIMIZING OCL MODE CHANNEL-to-CHANNEL SEPARATION

The OCL mode AC ground return (CNT\_GND pin) is shared by both amplifiers. As such, any resistance between the CNT\_GND pin and the load will create a voltage divider with respect to the load resistance. In a typical circuit, the amount of CNT\_GND resistance can be very small, but still significant. It is significant because of the relatively low load impedances for which the LM4985 was designed to drive:  $16\Omega$  to  $32\Omega$ . The ratio of this voltage divider will determine the magnitude of any residual signal present at the CNT\_GND pin. It is this residual signal that leads to channel-to-channel separation (crosstalk) degradation.

For example, for a 60dB channel-to-channel separation while driving a  $16\Omega$  load, the resistance between the LM4985's CNT\_GND pin and the load must be less than  $16m\Omega$ . This is achieved by ensuring that the trace that connects the CNT\_GND pin to the headphone jack sleeve should be as short and massive as possible, given the physical constraints of any specific printed circuit board layout and design.

### DEMONSTRATION BOARD AND PCB LAYOUT

Information concerning PCB layout considerations and demonstration board use and performance is found in Application Note AN-1452.

### LM4985, LM4985TMEVAL



www.ti.com

#### SNAS346B-MAY 2006-REVISED MAY 2006

### I<sup>2</sup>C Control Register

Table 1 shows the actions that are implemented by manipulating the bits within the two internal  $I^2C$  control registers.

	A6	. –		LM4985 I2C Contorl Register Addressing and Data Chart								
		A5	A4	A3	A2	A1	A0	Function				
	1	1	0	0	1	1	A0					
D7	D6	D5	D4	D3	D2	RS1	RS0					
0	0	0	0	0	0	0	0	Read and write the mode control register				
0	0	0	0	0	0	0	1	Read and write the volume control register				
D7	D6	D5	D4	D3	D2	D1	D0					
	WT1	WT0	PHG	SDCH1	SDCH2	CHSEL1	CHSEL2					
0	Х	Х	Х	Х	Х	Х	Х	D7 must always be set to 0				
-	0	0	Х	Х	Х	х	х	Wake-up time: 80ms (OCL), 250ms (C-CUPL)				
-	0	1	Х	Х	Х	х	х	Wake-up time: 110ms (OCL), 450ms (C-CUPL)				
-	1	0	Х	Х	Х	х	х	Wake-up time: 170ms (OCL), 850ms (C-CUPL)				
-	1	1	Х	Х	Х	Х	х	Wake-up time: 290ms (OCL), 1650ms (C-CUPL)				
-	Х	х	1	Х	Х	Х	х	Output capacitor-less mode active				
-	Х	х	0	Х	Х	х	х	Output capacitor-less mode inactive				
-	Х	Х	Х	0	0	Х	х	Amplifier's SHUTDOWN mode active				
-	Х	Х	Х	0	1	Х	Х	Illegal mode				
-	Х	Х	Х	1	0	Х	Х	Illegal mode				
-	Х	Х	Х	1	1	х	х	Amplifier's SHUTDOWN mode inactive				
-	Х	Х	Х	Х	Х	0	02	Amplifier's Chan. 1 is <b>Input 1</b> , Chan 2. is <b>Input 2</b>				
-	Х	Х	Х	Х	Х	0	1	Amplifier's Chan. 1 is <b>Input 1</b> , Chan 2. is <b>Input 1</b>				
-	Х	Х	Х	Х	Х	1	0	Amplifier's Chan. 1 is <b>Input 2</b> , Chan 2. is <b>Input 2</b>				
-	Х	Х	Х	Х	Х	1	1	Amplifier's Chan. 1 is <b>Input 2</b> , Chan 2. is <b>Input 1</b>				
	D7 0 0 - - - - - - - - - - - - - - - - -	1         D7       D6         0       0         D7       D6         D7       D6         WT1       0         0       X         -       0         -       1         -       1         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -       X         -	$\begin{array}{c c c c c c c } 1 & 1 \\ \hline D7 & D6 & D5 \\ \hline 0 & 0 & 0 \\ \hline 0 & X & X \\ \hline 0 & X & X \\ \hline 0 & X & X \\ \hline - & 0 & 0 \\ \hline - & 0 & 1 \\ \hline - & 1 & 0 \\ \hline - & 1 & 0 \\ \hline - & 1 & 1 \\ \hline - & X & X \\ \hline - & X \\ \hline -$	$\begin{array}{c c c c c c c c } 1 & 1 & 0 \\ \hline D7 & D6 & D5 & D4 \\ \hline 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 \\ \hline 0 & 0 & 0 & 0 \\ \hline 0 & 0 & D5 & D4 \\ \hline WT1 & WT0 & PHG \\ \hline 0 & X & X & X \\ \hline 0 & X & X & X \\ \hline 0 & 0 & 1 & X \\ \hline - & 0 & 1 & X \\ \hline - & 1 & 0 & X \\ \hline - & 1 & 1 & X \\ \hline - & 1 & 1 & X \\ \hline - & X & X & 1 \\ \hline - & X & X & 1 \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X & X \\ \hline - & X & X $	1         1         0         0           D7         D6         D5         D4         D3           0         0         0         0         0         0           0         0         0         0         0         0         0           0         0         0         0         0         0         0           0         0         0         0         0         0         0         0           0         X         X         X         X         X         X         X           0         X         X         X         X         X         X           -         0         1         X         X         X         X           -         1         0         X         X         X         X           -         1         1         X         X         X         X           -         1         1         X         X         X         X         X           -         X         X         1         X         X         0         X         X         X         X         X         X         X <td>11001D7D6D5D4D3D2000000000000000000000D7D6D5D4D3D2WT1WT0PHGSDCH1SDCH20XXXX-00XX-01XX-10XX-10XX-XX1X-XX00-XX00-XX10-XXX0-XXX1-XXX1-XXX1-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXX<td>1         1         0         0         1         1           D7         D6         D5         D4         D3         D2         RS1           0         0         0         0         0         0         0         0           0         0         0         0         0         0         0         0           0         0         0         0         0         0         0         0           0         0         0         0         0         0         0         0           0         X         X         X         X         X         X         X           -         0         0         X         X         X         X         X           -         0         1         X         X         X         X         X           -         1         0         X         X         X         X         X           -         1         1         X         X         X         X         X           -         X         X         1         X         X         X         X           -         X</td><td><math display="block"> \begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td></td>	11001D7D6D5D4D3D2000000000000000000000D7D6D5D4D3D2WT1WT0PHGSDCH1SDCH20XXXX-00XX-01XX-10XX-10XX-XX1X-XX00-XX00-XX10-XXX0-XXX1-XXX1-XXX1-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXXX-XXX <td>1         1         0         0         1         1           D7         D6         D5         D4         D3         D2         RS1           0         0         0         0         0         0         0         0           0         0         0         0         0         0         0         0           0         0         0         0         0         0         0         0           0         0         0         0         0         0         0         0           0         X         X         X         X         X         X         X           -         0         0         X         X         X         X         X           -         0         1         X         X         X         X         X           -         1         0         X         X         X         X         X           -         1         1         X         X         X         X         X           -         X         X         1         X         X         X         X           -         X</td> <td><math display="block"> \begin{array}{ c c c c c c c c c c c c c c c c c c c</math></td>	1         1         0         0         1         1           D7         D6         D5         D4         D3         D2         RS1           0         0         0         0         0         0         0         0           0         0         0         0         0         0         0         0           0         0         0         0         0         0         0         0           0         0         0         0         0         0         0         0           0         X         X         X         X         X         X         X           -         0         0         X         X         X         X         X           -         0         1         X         X         X         X         X           -         1         0         X         X         X         X         X           -         1         1         X         X         X         X         X           -         X         X         1         X         X         X         X           -         X	$ \begin{array}{ c c c c c c c c c c c c c c c c c c c$				

### Table 1. LM4985 I<sup>2</sup>C Control Register Addressing and Data Format Chart



www.ti.com

### **Volume Control Settings Binary Values**

The minimum volume setting is set to -76dB when 00000 is loaded into the volume control register. Incrementing the volume control register in binary fashion increases the volume control setting, reaching full scale at 11111. Table 2 shows the value of the gain for each of the 32 binary volume control settings.

#### Table 2. Binary Values for the Different Volume Control Gain Settings

Gain	B4	B3	B2	B1	B0
18	1	1	1	1	1
17	1	1	1	1	0
16	1	1	1	0	1
15	1	1	1	0	0
14	1	1	0	1	1
13	1	1	0	1	0
12	1	1	0	0	1
10	1	1	0	0	0
8	1	0	1	1	1
6	1	0	1	1	0
4	1	0	1	0	1
2	1	0	1	0	0
0	1	0	0	1	1
-2	1	0	0	1	0
-4	1	0	0	0	1
-6	1	0	0	0	0
-8	0	1	1	1	1
-10	0	1	1	1	0
-12	0	1	1	0	1
-14	0	1	1	0	0
-16	0	1	0	1	1
-18	0	1	0	1	0
-21	0	1	0	0	1
-24	0	1	0	0	0
-27	0	0	1	1	1
-30	0	0	1	1	0
-34	0	0	1	0	1
-38	0	0	1	0	0
-44	0	0	0	1	1
-52	0	0	0	1	0
-62	0	0	0	0	1
-76	0	0	0	0	0

### **Revision History**

Rev	Date	Description
1.0	05/17/06	Initial WEB release.



24-Jan-2013

### PACKAGING INFORMATION

Orderable Device	Status	Package Type	Package	Pins	Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
	(1)		Drawing			(2)		(3)		(4)	
LM4985TM/NOPB	ACTIVE	DSBGA	YFQ	12	250	Green (RoHS	SNAGCU	Level-1-260C-UNLIM	-40 to 85	G	Samples
						& no Sb/Br)				HZ	
LM4985TMX/NOPB	ACTIVE	DSBGA	YFQ	12	3000	Green (RoHS	SNAGCU	Level-1-260C-UNLIM	-40 to 85	G	Samples
						& no Sb/Br)				H2	Samples

<sup>(1)</sup> The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

**NRND:** Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

**TBD:** The Pb-Free/Green conversion plan has not been defined.

**Pb-Free (RoHS):** TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free (RoHS Exempt):** This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between

the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.

Important Information and Disclaimer: The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

## YFQ0012



B. This drawing is subject to change without notice.



#### **IMPORTANT NOTICE**

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

Products		Applications				
Audio	www.ti.com/audio	Automotive and Transportation	www.ti.com/automotive			
Amplifiers	amplifier.ti.com	Communications and Telecom	www.ti.com/communications			
Data Converters	dataconverter.ti.com	Computers and Peripherals	www.ti.com/computers			
DLP® Products	www.dlp.com	Consumer Electronics	www.ti.com/consumer-apps			
DSP	dsp.ti.com	Energy and Lighting	www.ti.com/energy			
Clocks and Timers	www.ti.com/clocks	Industrial	www.ti.com/industrial			
Interface	interface.ti.com	Medical	www.ti.com/medical			
Logic	logic.ti.com	Security	www.ti.com/security			
Power Mgmt	power.ti.com	Space, Avionics and Defense	www.ti.com/space-avionics-defense			
Microcontrollers	microcontroller.ti.com	Video and Imaging	www.ti.com/video			
RFID	www.ti-rfid.com					
OMAP Applications Processors	www.ti.com/omap	TI E2E Community	e2e.ti.com			
Wireless Connectivity	www.ti.com/wirelessconnectivity					

Mailing Address: Texas Instruments, Post Office Box 655303, Dallas, Texas 75265 Copyright © 2013, Texas Instruments Incorporated