

LM5109

www.ti.com SNVS369 – APRIL 2005

# LM5109 100V / 1A Peak Half Bridge Gate Driver

Check for Samples: LM5109

#### **FEATURES**

- Drives both a high side and low side N-Channel MOSFET
- 1A peak output current (1.0A sink / 1.0A source)
- Independent TTL compatible inputs
- Bootstrap supply voltage to 118V DC
- Fast propagation times (27 ns typical)
- Drives 1000 pF load with 15ns rise and fall times
- Excellent propagation delay matching (2 ns

#### typical)

- · Supply rail under-voltage lockout
- Low power consumption
- Pin compatible with ISL6700

#### TYPICAL APPLICATIONS

- Current Fed push-pull converters
- Half and Full Bridge power converters
- · Solid state motor drives
- Two switch forward power converters

#### DESCRIPTION

The LM5109 is a low cost high voltage gate driver, designed to drive both the high side and the low side N-Channel MOSFETs in a synchronous buck or a half bridge configuration. The floating high-side driver is capable of working with rail voltages up to 100V. The outputs are independently controlled with TTL compatible input thresholds. A robust level shifter technology operates at high speed while consuming low power and providing clean level transitions from the control input logic to the high side gate driver. Under-voltage lockout is provided on both the low side and the high side power rails. The device is available in the SOIC-8 and the thermally enhanced LLP-8 packages.

#### **Package**


- SOIC-8
- LLP-8 (4 mm x 4 mm)

A


Please be aware that an important notice concerning availability, standard warranty, and use in critical applications of Texas Instruments semiconductor products and disclaimers thereto appears at the end of this data sheet.



# **Simplified Block Diagram**



# **Connection Diagrams**



**Table 1. Pin Description** 

D	in #			·					
SO-8 LLP-8		Name	Description	Application Information					
1	1	V <sub>DD</sub>	Positive gate drive supply	Locally decouple to V <sub>SS</sub> using low ESR/ESL capacitor located as close to IC as possible.					
2	2	HI	HI High side control input The LM5109 HI input is compatible with TTL input thresh Unused HI input should be tied to ground and not left open.						
3	3	LI	Low side control input	The LM5109 LI input is compatible with TTL input thresholds. Unus LI input should be tied to ground and not left open.					
4	4	V <sub>SS</sub>	/ <sub>SS</sub> Ground reference All signals are referenced to this ground.						
5	5	LO	Low side gate driver output	Connect to the gate of the low side N-MOS device.					
6	6	HS	High side source connection	Connect to the negative terminal of the bootstrap capacitor and to the source of the high side N-MOS device.					
7	7	7 HO High side gate driver output		Connect to the gate of the low side N-MOS device.					

Submit Documentation Feedback

Copyright © 2005, Texas Instruments Incorporated



www.ti.com SNVS369 – APRIL 2005

#### Table 1. Pin Description (continued)

Pi	n #	Nama	Description	Application Information				
SO-8	SO-8 LLP-8 Name Description		Description	Application Information				
8	8	НВ	HB High side gate driver positive supply rail  Connect the positive terminal of the bootstrap the negative terminal of the bootstrap capacitor capacitor should be placed as close to IC as p					



These devices have limited built-in ESD protection. The leads should be shorted together or the device placed in conductive foam during storage or handling to prevent electrostatic damage to the MOS gates.

# Absolute Maximum Ratings (1)

V <sub>DD</sub> to V <sub>SS</sub>	-0.3V to 18V
HB to HS	-0.3V to 18V
LI or HI to V <sub>SS</sub>	-0.3V to V <sub>DD</sub> +0.3V
LO to V <sub>SS</sub>	-0.3V to V <sub>DD</sub> +0.3V
HO to V <sub>SS</sub>	$V_{HS}$ =0.3V to $V_{HB}$ +0.3V
HS to V <sub>SS</sub> <sup>(2)</sup>	-5V to 100V
HB to V <sub>SS</sub>	118V
Junction Temperature	-40°C to +150°C
Storage Temperature Range	−55°C to +150°C
ESD Rating HBM <sup>(3)</sup>	2 kV

- (1) Absolute Maximum Ratings indicate limits beyond which damage to the component may occur. Operating Ratings are conditions under which operation of the device is guaranteed. Operating Ratings do not imply guaranteed performance limits. For guaranteed performance limits and associated test conditions, see the Electrical Characteristics tables.
- (2) In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed -1V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than V<sub>DD</sub> 15V. For example, if V<sub>DD</sub> = 10V, the negative transients at HS must not exceed -5V.
- (3) The human body model is a 100 pF capacitor discharged through a 1.5kΩ resistor into each pin. Pin 6 , Pin 7 and Pin 8 are rated at 500V.

#### **Recommended Operating Conditions**

$V_{DD}$	8V to 14V
HS <sup>(1)</sup>	-1V to 100V
НВ	$V_{HS}$ +8V to $V_{HS}$ +14V
HS Slew Rate	< 50 V/ns
Junction Temperature	-40°C to +125°C

(1) In the application the HS node is clamped by the body diode of the external lower N-MOSFET, therefore the HS voltage will generally not exceed -1V. However in some applications, board resistance and inductance may result in the HS node exceeding this stated voltage transiently. If negative transients occur on HS, the HS voltage must never be more negative than V<sub>DD</sub> - 15V. For example, if V<sub>DD</sub> = 10V, the negative transients at HS must not exceed -5V.



## **Electrical Characteristics**

Specifications in standard typeface are for  $T_J$  = +25°C, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified,  $V_{DD}$  =  $V_{HB}$  = 12V,  $V_{SS}$  =  $V_{HS}$  = 0V, No Load on LO or HO .

Symbol	Parameter	Conditions	Min	Тур	Max	Units
SUPPLY C	URRENTS		·			
I <sub>DD</sub>	V <sub>DD</sub> Quiescent Current	LI = HI = 0V		0.3	0.6	mA
I <sub>DDO</sub>	V <sub>DD</sub> Operating Current	f = 500 kHz		2.1	3.4	mA
I <sub>HB</sub>	Total HB Quiescent Current	LI = HI = 0V		0.06	0.2	mA
I <sub>HBO</sub>	Total HB Operating Current	f = 500 kHz		1.6	3.0	mA
I <sub>HBS</sub>	HB to V <sub>SS</sub> Current, Quiescent	V <sub>HS</sub> = V <sub>HB</sub> = 100V		0.1	10	μΑ
I <sub>HBSO</sub>	HB to V <sub>SS</sub> Current, Operating	f = 500 kHz		0.5		mA
INPUT PIN	S LI and HI					
V <sub>IL</sub>	Low Level Input Voltage Threshold		0.8	1.8		V
V <sub>IH</sub>	High Level Input Voltage Threshold			1.8	2.2	V
R <sub>I</sub>	Input Pulldown Resistance		100	180	500	kΩ
UNDER VO	DLTAGE PROTECTION		1		1	Ш.
$V_{DDR}$	V <sub>DD</sub> Rising Threshold	$V_{DDR} = V_{DD} - V_{SS}$	6.0	6.9	7.4	V
$V_{DDH}$	V <sub>DD</sub> Threshold Hysteresis			0.5		V
$V_{HBR}$	HB Rising Threshold	V <sub>HBR</sub> = V <sub>HB</sub> - V <sub>HS</sub>	5.7	6.6	7.1	V
V <sub>HBH</sub>	HB Threshold Hysteresis			0.4		V
LO GATE I	DRIVER		1		1	Ш.
V <sub>OLL</sub>	Low-Level Output Voltage	$I_{LO}$ = 100 mA $V_{OHL}$ = $V_{LO} - V_{SS}$		0.28	0.45	V
V <sub>OHL</sub>	High-Level Output Voltage	$I_{LO} = -100 \text{ mA},$ $V_{OHL} = V_{DD} - V_{LO}$		0.45	0.75	V
I <sub>OHL</sub>	Peak Pullup Current	$V_{LO} = 0V$		1.0		Α
I <sub>OLL</sub>	Peak Pulldown Current	$V_{LO} = 12V$		1.0		Α
HO GATE	DRIVER		·			
V <sub>OLH</sub>	Low-Level Output Voltage	$I_{HO}$ = 100 mA $V_{OLH}$ = $V_{HO}$ $V_{HS}$		0.28	0.45	V
V <sub>OHH</sub>	High-Level Output Voltage	$I_{HO} = -100 \text{ mA}$ $V_{OHH} = V_{HB} - V_{HO}$		0.45	0.75	V
I <sub>OHH</sub>	Peak Pullup Current	$V_{HO} = 0V$		1.0		Α
I <sub>OLH</sub>	Peak Pulldown Current	V <sub>HO</sub> = 12V		1.0		Α
THERMAL	RESISTANCE					
$\theta_{JA}$	Junction to Ambient	SOIC-8		160		°C ///
		LLP-8 <sup>(1)</sup>		40		°C/W

<sup>(1) 4</sup> layer board with Cu finished thickness 1.5/1/1/1.5 oz. Maximum die size used. 5x body length of Cu trace on PCB top. 50 x 50mm ground and power planes embedded in PCB. See Application Note AN-1187.




www.ti.com SNVS369 – APRIL 2005


# **Switching Characteristics**

Specifications in standard typeface are for  $T_J$  = +25°C, and those in **boldface type** apply over the full **operating junction temperature range**. Unless otherwise specified,  $V_{DD}$  =  $V_{HB}$  = 12V,  $V_{SS}$  =  $V_{HS}$  = 0V, No Load on LO or HO.


Symbol	Parameter	Conditions	Min	Тур	Max	Units
LM5109			1	1		
t <sub>LPHL</sub>	Lower Turn-Off Propagation Delay (LI Falling to LO Falling)			27	56	ns
t <sub>HPHL</sub>	Upper Turn-Off Propagation Delay (HI Falling to HO Falling)			27	56	ns
t <sub>LPLH</sub>	Lower Turn-On Propagation Delay (LI Rising to LO Rising)			29	56	ns
t <sub>HPLH</sub>	Upper Turn-On Propagation Delay (HI Rising to HO Rising)			29	56	ns
t <sub>MON</sub>	Delay Matching: Lower Turn-On and Upper Turn-Off			2	15	ns
t <sub>MOFF</sub>	Delay Matching: Lower Turn-Off and Upper Turn-On			2	15	ns
t <sub>RC</sub> , t <sub>FC</sub>	Either Output Rise/Fall Time	C <sub>L</sub> = 1000 pF		15		ns
t <sub>PW</sub>	Minimum Input Pulse Width that Changes the Output			50		ns

#### **Typical performance Characteristics**






Operating Current vs




# HB Operating Current vs







**Quiescent Current** 












# LO and HO High Level Output Voltage vs



#### Undervoltage Rising Thresholds vs Temperature




# Propagation Delay vs Temperature




# LO and HO Low Level Output Voltage

#### Temperature





#### **Undervoltage Hysteresis**

#### vs Temperature











#### **Timing Diagram**





#### **Layout Considerations**

The optimum performance of high and low side gate drivers cannot be achieved without taking due considerations during circuit board layout. Following points are emphasized.

- 1. A low ESR / ESL capacitor must be connected close to the IC, and between  $V_{DD}$  and  $V_{SS}$  pins and between HB and HS pins to support high peak currents being drawn from VDD during turn-on of the external MOSFET.
- 2. To prevent large voltage transients at the drain of the top MOSFET, a low ESR electrolytic capacitor must be connected between MOSFET drain and ground (V<sub>SS</sub>).
- 3. In order to avoid large negative transients on the switch node (HS) pin, the parasitic inductances in the source of top MOSFET and in the drain of the bottom MOSFET (synchronous rectifier) must be minimized.
- 4. Grounding Considerations:

Copyright © 2005, Texas Instruments Incorporated

- a) The first priority in designing grounding connections is to confine the high peak currents from charging and discharging the MOSFET gate in a minimal physical area. This will decrease the loop inductance and minimize noise issues on the gate terminal of the MOSFET. The MOSFETs should be placed as close as possible to the gate driver.
- b) The second high current path includes the bootstrap capacitor, the bootstrap diode, the local ground referenced bypass capacitor and low side MOSFET body diode. The bootstrap capacitor is recharged on the cycle-by-cycle basis through the bootstrap diode from the ground referenced V<sub>DD</sub> bypass capacitor. The recharging occurs in a short time interval and involves high peak current. Minimizing this loop length and area on the circuit board is important to ensure reliable operation.



#### **HS Transient Voltages Below Ground**

The HS node will always be clamped by the body diode of the lower external FET. In some situations, board resistances and inductances can cause the HS node to transiently swing several volts below ground. The HS node can swing below ground provided:

- 1. HS must always be at a lower potential than HO. Pulling HO more than -0.3V below HS can activate parasitic transistors resulting in excessive current to flow from the HB supply possibly resulting in damage to the IC. The same relationship is true with LO and VSS. If necessary, a Schottky diode can be placed externally between HO and HS or LO and GND to protect the IC from this type of transient. The diode must be placed as close to the IC pins as possible in order to be effective.
- 2. HB to HS operating voltage should be 15V or less . Hence, if the HS pin transient voltage is -5V, VDD should be ideally limited to 10V to keep HB to HS below 15V.
- 3. A low ESR bypass capacitor between HB to HS as well as VDD to VSS is essential for proper operation. The capacitor should be located at the leads of the IC to minimize series inductance. The peak currents from LO and HO can be quite large. Any series inductances with the bypass capacitor will cause voltage ringing at the leads of the IC which must be avoided for reliable operation.





www.ti.com 9-Mar-2013

#### **PACKAGING INFORMATION**

Orderable Device	Status	Package Type	Package Drawing		Package Qty	Eco Plan	Lead/Ball Finish	MSL Peak Temp	Op Temp (°C)	Top-Side Markings	Samples
LM5109MA	NRND	SOIC	D	8	95	TBD	Call TI	Call TI		L5109 MA	
LM5109MA/NOPB	NRND	SOIC	D	8	95	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		L5109 MA	
LM5109MAX	NRND	SOIC	D	8	2500	TBD	Call TI	Call TI		L5109 MA	
LM5109MAX/NOPB	NRND	SOIC	D	8	2500	Green (RoHS & no Sb/Br)	CU SN	Level-1-260C-UNLIM		L5109 MA	
LM5109SD/NOPB	NRND	WSON	NGT	8	1000	Green (RoHS & no Sb/Br)	SN	Level-1-260C-UNLIM		L5109SD	

(1) The marketing status values are defined as follows:

ACTIVE: Product device recommended for new designs.

LIFEBUY: TI has announced that the device will be discontinued, and a lifetime-buy period is in effect.

NRND: Not recommended for new designs. Device is in production to support existing customers, but TI does not recommend using this part in a new design.

PREVIEW: Device has been announced but is not in production. Samples may or may not be available.

**OBSOLETE:** TI has discontinued the production of the device.

(2) Eco Plan - The planned eco-friendly classification: Pb-Free (RoHS), Pb-Free (RoHS Exempt), or Green (RoHS & no Sb/Br) - please check http://www.ti.com/productcontent for the latest availability information and additional product content details.

TBD: The Pb-Free/Green conversion plan has not been defined.

**Pb-Free** (RoHS): TI's terms "Lead-Free" or "Pb-Free" mean semiconductor products that are compatible with the current RoHS requirements for all 6 substances, including the requirement that lead not exceed 0.1% by weight in homogeneous materials. Where designed to be soldered at high temperatures, TI Pb-Free products are suitable for use in specified lead-free processes. **Pb-Free** (RoHS Exempt): This component has a RoHS exemption for either 1) lead-based flip-chip solder bumps used between the die and package, or 2) lead-based die adhesive used between the die and leadframe. The component is otherwise considered Pb-Free (RoHS compatible) as defined above.

Green (RoHS & no Sb/Br): TI defines "Green" to mean Pb-Free (RoHS compatible), and free of Bromine (Br) and Antimony (Sb) based flame retardants (Br or Sb do not exceed 0.1% by weight in homogeneous material)

**Important Information and Disclaimer:** The information provided on this page represents TI's knowledge and belief as of the date that it is provided. TI bases its knowledge and belief on information provided by third parties, and makes no representation or warranty as to the accuracy of such information. Efforts are underway to better integrate information from third parties. TI has taken and continues to take reasonable steps to provide representative and accurate information but may not have conducted destructive testing or chemical analysis on incoming materials and chemicals. TI and TI suppliers consider certain information to be proprietary, and thus CAS numbers and other limited information may not be available for release.

<sup>(3)</sup> MSL, Peak Temp. -- The Moisture Sensitivity Level rating according to the JEDEC industry standard classifications, and peak solder temperature.

<sup>(4)</sup> Only one of markings shown within the brackets will appear on the physical device.



# **PACKAGE OPTION ADDENDUM**

9-Mar-2013

In no event shall TI's liability arising out of such information exceed the total purchase price of the TI part(s) at issue in this document sold by TI to Customer on an annual basis.

# **PACKAGE MATERIALS INFORMATION**

www.ti.com 17-Nov-2012

## TAPE AND REEL INFORMATION





	Dimension designed to accommodate the component width
	Dimension designed to accommodate the component length
	Dimension designed to accommodate the component thickness
W	Overall width of the carrier tape
P1	Pitch between successive cavity centers

QUADRANT ASSIGNMENTS FOR PIN 1 ORIENTATION IN TAPE



#### \*All dimensions are nominal


Device	Package Type	Package Drawing		SPQ	Reel Diameter (mm)	Reel Width W1 (mm)	A0 (mm)	B0 (mm)	K0 (mm)	P1 (mm)	W (mm)	Pin1 Quadrant
LM5109MAX	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5109MAX/NOPB	SOIC	D	8	2500	330.0	12.4	6.5	5.4	2.0	8.0	12.0	Q1
LM5109SD/NOPB	WSON	NGT	8	1000	178.0	12.4	4.3	4.3	1.3	8.0	12.0	Q1

www.ti.com 17-Nov-2012



#### \*All dimensions are nominal

ı	7 III GITTIOTOTOTO GITO TIOTITITA							
	Device	Package Type	Package Drawing	Pins	SPQ	Length (mm)	Width (mm)	Height (mm)
	LM5109MAX	SOIC	D	8	2500	349.0	337.0	45.0
	LM5109MAX/NOPB	SOIC	D	8	2500	349.0	337.0	45.0
	LM5109SD/NOPB	WSON	NGT	8	1000	203.0	190.0	41.0



# D (R-PDSO-G8)

## PLASTIC SMALL OUTLINE



NOTES:

- A. All linear dimensions are in inches (millimeters).
- B. This drawing is subject to change without notice.
- Body length does not include mold flash, protrusions, or gate burrs. Mold flash, protrusions, or gate burrs shall not exceed 0.006 (0,15) each side.
- Body width does not include interlead flash. Interlead flash shall not exceed 0.017 (0,43) each side.
- E. Reference JEDEC MS-012 variation AA.



#### IMPORTANT NOTICE

Texas Instruments Incorporated and its subsidiaries (TI) reserve the right to make corrections, enhancements, improvements and other changes to its semiconductor products and services per JESD46, latest issue, and to discontinue any product or service per JESD48, latest issue. Buyers should obtain the latest relevant information before placing orders and should verify that such information is current and complete. All semiconductor products (also referred to herein as "components") are sold subject to TI's terms and conditions of sale supplied at the time of order acknowledgment.

TI warrants performance of its components to the specifications applicable at the time of sale, in accordance with the warranty in TI's terms and conditions of sale of semiconductor products. Testing and other quality control techniques are used to the extent TI deems necessary to support this warranty. Except where mandated by applicable law, testing of all parameters of each component is not necessarily performed.

TI assumes no liability for applications assistance or the design of Buyers' products. Buyers are responsible for their products and applications using TI components. To minimize the risks associated with Buyers' products and applications, Buyers should provide adequate design and operating safeguards.

TI does not warrant or represent that any license, either express or implied, is granted under any patent right, copyright, mask work right, or other intellectual property right relating to any combination, machine, or process in which TI components or services are used. Information published by TI regarding third-party products or services does not constitute a license to use such products or services or a warranty or endorsement thereof. Use of such information may require a license from a third party under the patents or other intellectual property of the third party, or a license from TI under the patents or other intellectual property of TI.

Reproduction of significant portions of TI information in TI data books or data sheets is permissible only if reproduction is without alteration and is accompanied by all associated warranties, conditions, limitations, and notices. TI is not responsible or liable for such altered documentation. Information of third parties may be subject to additional restrictions.

Resale of TI components or services with statements different from or beyond the parameters stated by TI for that component or service voids all express and any implied warranties for the associated TI component or service and is an unfair and deceptive business practice. TI is not responsible or liable for any such statements.

Buyer acknowledges and agrees that it is solely responsible for compliance with all legal, regulatory and safety-related requirements concerning its products, and any use of TI components in its applications, notwithstanding any applications-related information or support that may be provided by TI. Buyer represents and agrees that it has all the necessary expertise to create and implement safeguards which anticipate dangerous consequences of failures, monitor failures and their consequences, lessen the likelihood of failures that might cause harm and take appropriate remedial actions. Buyer will fully indemnify TI and its representatives against any damages arising out of the use of any TI components in safety-critical applications.

In some cases, TI components may be promoted specifically to facilitate safety-related applications. With such components, TI's goal is to help enable customers to design and create their own end-product solutions that meet applicable functional safety standards and requirements. Nonetheless, such components are subject to these terms.

No TI components are authorized for use in FDA Class III (or similar life-critical medical equipment) unless authorized officers of the parties have executed a special agreement specifically governing such use.

Only those TI components which TI has specifically designated as military grade or "enhanced plastic" are designed and intended for use in military/aerospace applications or environments. Buyer acknowledges and agrees that any military or aerospace use of TI components which have *not* been so designated is solely at the Buyer's risk, and that Buyer is solely responsible for compliance with all legal and regulatory requirements in connection with such use.

TI has specifically designated certain components as meeting ISO/TS16949 requirements, mainly for automotive use. In any case of use of non-designated products, TI will not be responsible for any failure to meet ISO/TS16949.

#### Products Applications

Audio www.ti.com/audio Automotive and Transportation www.ti.com/automotive Communications and Telecom **Amplifiers** amplifier.ti.com www.ti.com/communications **Data Converters** dataconverter.ti.com Computers and Peripherals www.ti.com/computers **DLP® Products** www.dlp.com Consumer Electronics www.ti.com/consumer-apps

DSP **Energy and Lighting** dsp.ti.com www.ti.com/energy Clocks and Timers www.ti.com/clocks Industrial www.ti.com/industrial Interface interface.ti.com Medical www.ti.com/medical logic.ti.com Logic Security www.ti.com/security

Power Mgmt power.ti.com Space, Avionics and Defense www.ti.com/space-avionics-defense

Microcontrollers microcontroller.ti.com Video and Imaging www.ti.com/video

RFID www.ti-rfid.com

OMAP Applications Processors <a href="www.ti.com/omap">www.ti.com/omap</a> TI E2E Community <a href="e2e.ti.com">e2e.ti.com</a>

Wireless Connectivity <u>www.ti.com/wirelessconnectivity</u>