

LM555/LM555C Timer

General Description

The LM555 is a highly stable device for generating accurate time delays or oscillation. Additional terminals are provided for triggering or resetting if desired. In the time delay mode of operation, the time is precisely controlled by one external resistor and capacitor. For astable operation as an oscillator, the free running frequency and duty cycle are accurately controlled with two external resistors and one capacitor. The circuit may be triggered and reset on falling waveforms, and the output circuit can source or sink up to 200 mA or drive TTL circuits.

Features


- Direct replacement for SE555/NE555
- Timing from microseconds through hours
- Operates in both astable and monostable modes

- Adjustable duty cycle
- Output can source or sink 200 mA
- Output and supply TTL compatible
- Temperature stability better than 0.005% per °C
- Normally on and normally off output

Applications

- Precision timing
- Pulse generation
- Sequential timing
- Time delay generation
- Pulse width modulation
- Pulse position modulation
- Linear ramp generator

Schematic Diagram



TL/H/7851-1

Absolute Maximum Ratings

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/ Distributors for availability and specifications.

Supply Voltage

+18V

Power Dissipation (Note 1)

LM555H, LM555CH 760 mW

Operating Temperature Ranges

LM555N, LM555CN 1180 mW

 $V_{CC} = 15V$

 $V_{CC} = 5V$

(Note 4)

LM555C

Trigger Voltage

Trigger Current

Reset Voltage

Reset Current

Threshold Current

Pin 7 Sat (Note 5) **Output Low**

Output Low

0°C to +70°C

LM555 Storage Temperature Range -55°C to + 125°C

-65°C to +150°C

Soldering Information

Dual-In-Line Package

Soldering (10 Seconds) Small Outline Package

Vapor Phase (60 Seconds) Infrared (15 Seconds)

260°C

٧

٧

μΑ

٧

mΑ

μΑ

215°C 220°C

See AN-450 "Surface Mounting Methods and Their Effect on Product Reliability" for other methods of soldering sur-

Limits

5.2

1.9

0.5

1

0.4

0.25

0.4

5

1.67

0.5

0.5

0.1

0.1

0.9

1

0.4

0.25

face mount devices.

Electrical Characteristics ($T_A = 25^{\circ}C$, $V_{CC} = +5V$ to +15V, unless othewise specified)

| Parameter | Conditions | LM555 | | | LM555C | | | Units |
|---|--|-------|--------------------------|---------|--------|----------------------------|---------|-------------------------|
| | | Min | Тур | Max | Min | Тур | Max | |
| Supply Voltage | | 4.5 | | 18 | 4.5 | | 16 | V |
| Supply Current | $V_{CC} = 5V, R_L = \infty$ $V_{CC} = 5V, R_L = \infty$ (Low State) (Note 2) | | 3 10 | 5 12 | | 3 10 | 6 15 | mA mA |
| Timing Error, Monostable Initial Accuracy Drift with Temperature | R_A , $R_B = 1 k \text{ to } 100 \text{ k}$, $C = 0.1 \mu\text{F}$, (Note 3) | | 0.5 30 | | | 1 50 | | % ppm/°C |
| Accuracy over Temperature Drift with Supply | | | 1.5 0.05 | |) | 1.5 0.1 | | % %/V |
| Timing Error, Astable Initial Accuracy Drift with Temperature Accuracy over Temperature Drift with Supply | | | 1.5 90 2.5 0.15 | | | 2.25 150 3.0 0.30 | | % ppm/°C % %/V |
| Threshold Voltage | | | 0.667 | | | 0.667 | | x V _{CC} |
| | 1 | 1 | | ı | ı | 1 | 1 | ı |

4.8

1.45

0.4

1.67

0.01

0.5

0.1

0.1

Electrical Characteristics $T_A = 25^{\circ}C$, $V_{CC} = +5V$ to +15V, (unless othewise specified) (Continued)

| Parameter | Conditions | Limits | | | | | | |
|----------------------------|---|--------|------|------|--------|------|------|-------|
| | | LM555 | | | LM555C | | | Units |
| | | Min | Тур | Max | Min | Тур | Max | |
| Output Voltage Drop (Low) | V _{CC} = 15V | | | | | | | |
| | I _{SINK} = 10 mA | ì | 0.1 | 0.15 | | 0.1 | 0.25 | V |
| | I _{SINK} = 50 mA | ł | 0.4 | 0.5 | | 0.4 | 0.75 | ٧ |
| | I _{SINK} = 100 mA | Ì | 2 | 2.2 | | 2 | 2.5 | V |
| | I _{SINK} = 200 mA | | 2.5 | | | 2.5 | | V |
| | V _{CC} = 5V | 1 | | 1 | | | | |
| | I _{SINK} = 8 mA | | 0.1 | 0.25 | | | | V |
| | I _{SINK} = 5 mA | | | | | 0.25 | 0.35 | |
| Output Voltage Drop (High) | I _{SOURCE} = 200 mA, V _{CC} = 15V | | 12.5 | | | 12.5 | | ٧ |
| | I _{SOURCE} = 100 mA, V _{CC} = 15V | 13 | 13.3 | | 12.75 | 13.3 | ł | ٧ |
| | V _{CC} = 5V | 3 | 3.3 | | 2.75 | 3.3 | | ٧ |
| Rise Time of Output | | | 100 | | | 100 | | ns |
| Fall Time of Output | | | 100 | | | 100 | | ns |

Note 1: For operating at elevated temperatures the device must be derated above 25°C based on a +150°C maximum junction temperature and a thermal resistance of 164°c/w (T0-5), 106°c/w (DIP) and 170°c/w (S0-8) junction to ambient.

Note 2: Supply current when output high typically 1 mA less at $V_{CC} = 5V$.

Note 3: Tested at $V_{CC} = 5V$ and $V_{CC} = 15V$.


Note 4: This will determine the maximum value of $R_A + R_B$ for 15V operation. The maximum total $(R_A + R_B)$ is 20 M Ω .

Note 5: No protection against excessive pin 7 current is necessary providing the package dissipation rating will not be exceeded.

Note 6: Refer to RETS555X drawing of military LM555H and LM555J versions for specifications.

Connection Diagrams

Metal Can Package




TL/H/7851-2

Top View

Order Number LM555H or LM555CH See NS Package Number H08C

Dual-In-Line and Small Outline Packages





TL/H/7851-3


Top View


Order Number LM555J, LM555CJ, LM555CM or LM555CN See NS Package Number J08A, M08A or N08B


Typical Performance Characteristics



























TL/H/7851-4

Application Information

MONOSTABLE OPERATION


In this mode of operation, the timer functions as a one-shot (Figure 1). The external capacitor is initially held discharged by a transistor inside the timer. Upon application of a negative trigger pulse of less than 1/3 $V_{\rm CC}$ to pin 2, the flip-flop is set which both releases the short circuit across the capacitor and drives the output high.



TL/H/7851~5

FIGURE 1. Monostable

The voltage across the capacitor then increases exponentially for a period of $t=1.1~R_A$ C, at the end of which time the voltage equals 2/3 V_{CC}. The comparator then resets the flip-flop which in turn discharges the capacitor and drives the output to its low state. Figure 2 shows the waveforms generated in this mode of operation. Since the charge and the threshold level of the comparator are both directly proportional to supply voltage, the timing internal is independent of supply.



$$\label{eq:VCC} \begin{split} &V_{CC}=5V\\ &\text{TIME}=0.1\text{ ms/DIV}.\\ &R_A=9.1\text{ }k\Omega\\ &C=0.01\text{ }\mu\text{F} \end{split}$$

TL/H/7851-6
Top Trace: Input 5V/Div.
Middle Trace: Output 5V/Div.

Bottom Trace: Capacitor Voltage 2V/Div.

FIGURE 2. Monostable Waveforms

During the timing cycle when the output is high, the further application of a trigger pulse will not effect the circuit. However the circuit can be reset during this time by the application of a negative pulse to the reset terminal (pin 4). The output will then remain in the low state until a trigger pulse is again applied.


When the reset function is not in use, it is recommended that it be connected to V_{CC} to avoid any possibility of false triggering.

Figure 3 is a nomograph for easy determination of R, C values for various time delays.

NOTE: In monostable operation, the trigger should be driven high before the end of timing cycle.

ASTABLE OPERATION


If the circuit is connected as shown in Figure 4 (pins 2 and 6 connected) it will trigger itself and free run as a



TL/H/7851-7

FIGURE 3. Time Delay

multivibrator. The external capacitor charges through $R_A + R_B$ and discharges through R_B . Thus the duty cycle may be precisely set by the ratio of these two resistors.




TL/H/7851-8

FIGURE 4. Astable

In this mode of operation, the capacitor charges and discharges between 1/3 V_{CC} and 2/3 $V_{CC}.$ As in the triggered mode, the charge and discharge times, and therefore the frequency are independent of the supply voltage.

Applications Information (Continued)

Figure 5 shows the waveforms generated in this mode of operation.



TL/H/7851-9

 V_{CC} = 5V TIME = 20 μ s/DIV. R_A = 3.9 $k\Omega$ R_B = 3 $k\Omega$

 $C = 0.01 \, \mu F$

Top Trace: Output 5V/Div.
Bottom Trace: Capacitor Voltage 1V/Div.

FIGURE 5. Astable Waveforms

The charge time (output high) is given by:

$$t_1 = 0.693 (R_A + R_B) C$$

And the discharge time (output low) by:

$$t_2 = 0.693 (R_B) C$$

Thus the total period is:


$$T = t_1 + t_2 = 0.693 (R_A + 2R_B) C$$

The frequency of oscillation is:

$$f = \frac{1}{T} = \frac{1.44}{(R_A + 2 R_B) C}$$

Figure 6 may be used for quick determination of these RC values.

The duty cycle is: D




TL/H/7851-10

FIGURE 6. Free Running Frequency

FREQUENCY DIVIDER

The monostable circuit of Figure 1 can be used as a frequency divider by adjusting the length of the timing cycle. Figure 7 shows the waveforms generated in a divide by three circuit.




TL/H/7851-11

 $V_{CC} \approx 5V$ Top Trace: Input 4V/Div. TIME = 20 μ s/DIV. Middle Trace: Output 2V/Div. $R_A = 9.1 \text{ km}$ Bottom Trace: Capacitor 2V/Div. $C = 0.01 \text{ }\mu\text{F}$

FIGURE 7. Frequency Divider


PULSE WIDTH MODULATOR

When the timer is connected in the monostable mode and triggered with a continuous pulse train, the output pulse width can be modulated by a signal applied to pin 5. Figure θ shows the circuit, and in Figure θ are some waveform examples.



TL/H/7851-12

FIGURE 8. Pulse Width Modulator



TL/H/7851-13


 $V_{CC}=5V$ Top Trace: Modulation 1V/Div. TIME = 0.2 ms/DIV. Bottom Trace: Capacitor Voltage 2V/Div. $R_A=9.1~k\Omega$ C = 0.01 μF

FIGURE 9. Pulse Width Modulator

PULSE POSITION MODULATOR


This application uses the timer connected for astable operation, as in *Figure 10*, with a modulating signal again applied to the control voltage terminal. The pulse position varies with the modulating signal, since the threshold voltage and hence the time delay is varied. *Figure 11* shows the waveforms generated for a triangle wave modulation signal.

Applications Information (Continued)



TL/H/7851-14

FIGURE 10. Pulse Position Modulator



TL/H/7851-15

 $V_{CC} = 5V$ TIME = 0.1 ms/DIV.

Top Trace: Modulation Input 1V/Div. Bottom Trace: Output 2V/Div.

 $R_A = 3.9 \text{ k}\Omega$ $R_B = 3 k\Omega$ $C = 0.01 \, \mu F$

FIGURE 11. Pulse Position Modulator

LINEAR RAMP

When the pullup resistor, RA, in the monostable circuit is replaced by a constant current source, a linear ramp is generated. Figure 12 shows a circuit configuration that will perform this function.





FIGURE 12

Figure 13 shows waveforms generated by the linear ramp. The time interval is given by:

$$T = \frac{2/3 \text{ V}_{CC} \text{ R}_{E} (\text{R}_{1} + \text{R}_{2}) \text{ C}}{\text{R}_{1} \text{ V}_{CC} - \text{V}_{BE} (\text{R}_{1} + \text{R}_{2})}$$

$$\text{V}_{RF} \cong 0.6 \text{V}$$



TL/H/7851-17

 $V_{CC} = 5V$ Top Trace: Input 3V/Div. TIME = 20 μ s/DIV. Middle Trace: Output 5V/Div. Bottom Trace: Capacitor Voltage 1V/Div.

 $R_1 = 47 k\Omega$ $R_2 = 100 \text{ k}\Omega$ $R_E = 2.7 \text{ k}\Omega$ $C = 0.01 \mu\text{F}$

FIGURE 13. Linear Ramp

50% DUTY CYCLE OSCILLATOR


For a 50% duty cycle, the resistors RA and RB may be connected as in Figure 14. The time period for the out-

Applications Information (Continued)

put high is the same as previous, $t_1=0.693~R_A$ C. For the output low it is $t_2=$

$$\left[(R_A\,R_B)/(R_A\,+\,R_B) \right] C L n \left[\frac{R_A\,-\,2R_B}{2R_A\,-\,R_B} \right]$$

Thus the frequency of oscillation is $f = \frac{1}{t_1 + t_2}$



TL/H/7851-18 FIGURE 14. 50% Duty Cycle Oscillator

Note that this circuit will not oscillate if R_B is greater than $1/2 \, R_A$ because the junction of R_A and R_B cannot bring pin 2 down to $1/3 \, V_{CC}$ and trigger the lower comparator.

ADDITIONAL INFORMATION

Adequate power supply bypassing is necessary to protect associated circuitry. Minimum recommended is 0.1 μF in parallel with 1 μF electrolytic.

Lower comparator storage time can be as long as 10 μ s when pin 2 is driven fully to ground for triggering. This limits the monostable pulse width to 10 μ s minimum.

Delay time reset to output is 0.47 μs typical. Minimum reset pulse width must be 0.3 μs , typical.

Pin 7 current switches within 30 ns of the output (pin 3) voltage.