

LMC7660/7669 Switched Capacitor Voltage Converter

General Description


The LMC7660 and LMC7669 are CMOS voltage converters capable of converting a positive voltage in the range of +1.5V to +10V to the corresponding negative voltage of -1.5V to -10V. The LMC7660 is a pin-for-pin replacement for the popular 7660, while the LMC7669 incorporates a unique error flag to detect output fault conditions. Both converters feature: operation over full temperature and voltage range without need for an external diode, low quiescent current, and high power efficiency.

The LMC7660 uses its built-in oscillator to switch 4 power MOS switches and charge two inexpensive electrolytic capacitors. The LMC7669 requires only one additional external resistor to detect output faults.

Features


- Operation over full temperature and voltage range without an external diode
- Low supply current, 200 μ A max (7660)
- Error flag to detect output faults (7669)
- Pin-for-pin replacement for the 7660
- Wide operating range 1.5V to 10V
- 97% Voltage Conversion Efficiency
- 95% Power Conversion Efficiency
- Easy to use, only 2 external components
- Extended temperature range

Block Diagram




TL/H/9136-1

Pin Configuration



TL/H/9136-2



TL/H/9136-3

Ordering Information

LMC7660MJ -55°C ≤ T_A ≤ +125°C

LMC7669MJ -55°C ≤ T_A ≤ +125°C

LMC7660IN -40°C ≤ T_A ≤ +85°C

LMC7669IN -40°C ≤ T_A ≤ +85°C

Absolute Maximum Ratings (Note 1)

If Military/Aerospace specified devices are required, contact the National Semiconductor Sales Office/Distributors for availability and specifications.

Supply Voltage	10.5V
Input Voltage on Pin 1, 6, 7 (Note 2)	–0.3V to ($V^+ + 0.3V$) for $V^+ < 5.5V$ ($V^+ - 5.5V$) to ($V^+ + 0.3V$) for $V^+ > 5.5V$
Current into Pin 6 (Note 2)	20 μA
Output Short Circuit Duration ($V^+ \leq 5.5V$)	Continuous

	Package	
	J	N
Power Dissipation (Note 3)	0.9W	1.4W
T_j Max	150°C	150°C
θ_{ja}	140°C/W	90°C/W
Storage Temp. Range	–65°C $\leq T \leq$ 150°C	
Lead Temp. (Soldering, 5 sec)	260°C	260°C
ESD Tolerance (Note 1)	$\pm 2000V$	

Electrical Characteristics (Note 4)

Symbol	Parameter	Conditions	Typ	LMC7660MJ LMC7669MJ	LMC7660IN LMC7669IN		Units Limits
				Tested Limit (Note 5)	Tested Limit (Note 5)	Design Limit (Note 6)	
I_s	Supply Current	$R_L = \infty$, LMC7660 Only	120	200 400	200	400	μA max
V^+_{H}	Supply Voltage Range High (Note 7)	$R_L = 10\text{ k}\Omega$, Pin 6 Open Voltage Efficiency $\geq 90\%$	3 to 10	3 to 10	3 to 10	3 to 10	V
V^+_{L}	Supply Voltage Range Low	$R_L = 10\text{ k}\Omega$, Pin 6 to Gnd. Voltage Efficiency $\geq 90\%$	1.5 to 3.5	1.5 to 3.5	1.5 to 3.5	1.5 to 3.5	V
R_{out}	Output Source Resistance	$I_L = 20\text{ mA}$	55	100 150	100	120	Ω max
		$V = 2V$, $I_L = 3\text{ mA}$ Pin 6 Short to Gnd.	110	200 300	200	300	Ω max
F_{osc}	Oscillator Frequency		10				kHz
P_{eff}	Power Efficiency	$R_L = 5\text{ k}\Omega$, LMC7660 Only	97	95 90	95	90	% min
$V_{o\text{ eff}}$	Voltage Conversion Efficiency	$R_L = \infty$	99.9	97 95	97	95	% min
I_{osc}	Oscillator Sink or Source Current	Pin 7 = Gnd. or V^+	3				μA

The following applies to the LMC7669, $R_{flag} = 1\text{ M}\Omega$, (Note 4), Figure 1.

I_s	Supply Current	$R_L = \infty$, LMC7669 Only	200				μA max
I_{flag}	Pin 1 Source Current	$V_{pin\ 1} = 4.5V$	40	FUTURE PRODUCT			μA min
Flag L	V_{out} When Pin 1 Sets Low	Force V_{out} High Until Pin 1 Sets Low	–2.3				V min
Flag H	V_{out} When Pin 1 Resets High	Force V_{out} Low Until Pin 1 Resets High	–3.6				V max
P_{eff}	Power Efficiency	$R_L = 5\text{ k}\Omega$	94				%

Note 1: Absolute Maximum ratings indicate limits beyond which damage to the device may occur. DC and AC electrical specifications do not apply when operating the device beyond its rated operating conditions. See Note 4 for conditions.

Note 2: Connecting any input terminal to voltages greater than V^+ or less than ground may cause destructive latchup. It is recommended that no inputs from sources operating from external supplies be applied prior to "power-up" of the LMC7660 or the LMC7669.

Note 3: For operation at elevated temperature, these devices must be derated based on a thermal resistance of θ_{ja} and T_j max, $T_j = T_A + \theta_{ja} P_D$.


Note 4: Boldface numbers apply at temperature extremes. All other numbers apply at $T_A = 25^\circ C$, $V^+ = 5V$, $C_{osc} = 0$, and apply for the LMC7660 and the LMC7669 unless otherwise specified. Test circuit is shown in Figure 1.

Note 5: Guaranteed and 100% production tested.

Note 6: Guaranteed over the operating temperature range (but not 100% tested). These limits are not used to calculate outgoing quality levels.

Note 7: The LMC7660 and the LMC7669 can operate without an external diode over the full temperature and voltage range. The LMC7660 can also be used with the external diode Dx, when replacing previous 7660 designs.

Note 8: The test circuit consists of the human body model of 100 pF in series with 1500 Ω .












TL/H/9136-5

*Pull down resistor (LMC7669 only)

FIGURE 1. LMC7660/LMC7669 Test Circuit

Typical Performance Characteristics



TL/H/9136-4

CIRCUIT DESCRIPTION

The LMC7660 contains four large CMOS switches which are switched in a sequence to provide supply inversion $V_{out} = -V_{in}$. Energy transfer and storage are provided by two inexpensive electrolytic capacitors. Figure 2 shows how the LMC7660 can be used to generate $-V^+$ from V^+ . When switches S1 and S3 are closed, C_p charges to the supply voltage V^+ . During this time interval, switches S2 and S4 are open. After C_p charges to V^+ , S1 and S3 are opened, S2 and S4 are then closed. By connecting S2 to ground, C_p develops a voltage $-V^+/2$ on C_r . After a number of cycles C_r will be pumped to exactly $-V^+$. This transfer will be exact assuming no load on C_r , and no loss in the switches. In the circuit of Figure 2, S1 is a P-channel device and S2, S3, and S4 are N-channel devices. Because the output is biased below ground, it is important that the p^- wells of S3 and S4 never become forward biased with respect to either their sources or drains. A substrate logic circuit guarantees that these p^- wells are always held at the proper voltage. Under all conditions S4 p^- well must be at the lowest potential in the circuit. To switch off S4, a level translator generates $V_{GS4} = 0V$, and this is accomplished by biasing the level translator from the S4 p^- well.

An internal RC oscillator and $\div 2$ circuit provide timing signals to the level translator. The built-in regulator biases the oscillator and divider to reduce power dissipation on high supply voltage. The regulator becomes active at about $V^+ = 6.5V$. Low voltage operation can be improved if the LV pin is shorted to ground for $V^+ \leq 3.5V$. For $V^+ \geq 3.5V$, the LV pin must be left open to prevent damage to the part.

The LMC7669 is identical to the LMC7660 with the exception of an error flag that warns of output fault conditions. The flag goes low when a fault pulls the output to about $-0.5V^+$. Hysteresis provides a reset to the flag when $V_{out} = -0.75V^+$. The only additional component required is a pull down resistor.

POWER EFFICIENCY AND RIPPLE

It is theoretically possible to approach 100% efficiency if the following conditions are met:

- 1) The drive circuitry consumes little power.
- 2) The power switches are matched and have low R_{on} .
- 3) The impedance of the reservoir and pump capacitors are negligibly small at the pumping frequency.

The LMC7660 closely approaches 1 and 2 above. By using a large pump capacitor C_p , the charge removed while supplying the reservoir capacitor is small compared to C_p 's total charge. Small removed charge means small changes in the pump capacitor voltage, and thus small energy loss and high efficiency. The energy loss by C_p is:

$$E = \frac{1}{2} C_p (V_1^2 - V_2^2)$$

By using a large reservoir capacitor, the output ripple can be reduced to an acceptable level. For example, if the load current is 5 mA and the accepted ripple is 200 mV, then the reservoir capacitor can omit approximately be calculated from:

$$I_s = C_r \frac{dv}{dt}$$

$$\sim C_r \times \frac{V_{\text{ripple p-p}}}{4/F_{\text{osc}}} \quad C_r = \frac{0.5 \text{ mA}}{0.5V/ms} = 10 \mu F$$

PRECAUTIONS

- 1) Do not exceed the maximum supply voltage or junction temperature.
- 2) Do not short pin 6 (LV terminal) to ground for supply voltages greater than 3.5V.
- 3) Do not short circuit the output to V^+ .
- 4) External electrolytic capacitors C_r and C_p should have their polarities connected as shown in Figure 1.

REPLACING PREVIOUS 7660 DESIGNS

To prevent destructive latchup, previous 7660 designs require a diode in series with the output when operated at elevated temperature or supply voltage. Although this prevented the latchup problem of these designs, it lowered the available output voltage and increased the output series resistance.

The National LMC7660 and LMC7669 have been designed to solve the inherent latch problem. The LCM7660 and




FIGURE 2. Idealized Voltage Converter

TL/H/9136-6

LMC7669 can operate over the entire supply voltage and temperature range without the need for an output diode. When replacing existing designs, the LMC7660 can be operated with diode Dx.

Typical Applications


Changing Oscillator Frequency

It is possible to dramatically reduce the quiescent operating current of the LMC7660/7669 by lowering the oscillator frequency. The oscillator frequency can be lowered from a nominal 10 kHz to several hundred hertz, by adding a slow-down capacitor C_{osc} (Figure 3). As shown in the Typical Performance Curves the supply current can be lowered to the 10 μ A range. This low current drain can be extremely

useful when used in μ Power and battery back-up equipment. It must be understood that the lower operating frequency and supply current cause an increased impedance of C_r and C_p . The increased impedance, due to a lower switching rate, can be offset by raising C_r and C_p until ripple and load current requirements are met.


Synchronizing to an External Clock

Figure 4 shows an LMC7660 synchronized to an external clock. The CMOS gate overrides the internal oscillator when it is necessary to switch faster or reduce power supply interference. The external clock still passes through the $\div 2$ circuit in the 7660, so the pumping frequency will be $\frac{1}{2}$ the external clock frequency.



TL/H/9136-7

FIGURE 3. Reduce Supply Current by Lowering Oscillator Frequency



TL/H/9136-8

FIGURE 4. Synchronizing to an External Clock

Typical Applications (Continued)

Lowering Output Impedance

Paralleling two or more LMC7660's lowers output impedance. Each device must have its own pumping capacitor C_p , but the reservoir capacitor C_r is shared as depicted in *Figure 5*. The composite output resistance is:

$$R_{out} = \frac{R_{out} \text{ of one LMC7660}}{\text{Number of devices}}$$

Increasing Output Voltage

Stacking the LMC7660s is an easy way to produce a greater negative voltage. It should be noted that the input

current required for each stage is twice the load current on that stage as shown in *Figure 6A*. The effective output resistance is approximately the sum of the individual R_{out} values, and so only a few levels of multiplication can be used.

It is possible to generate $-15V$ from $+5V$ by connecting the second 7660's pin 8 to $+5V$ instead of ground as shown in *Figure 6B*. Note that the second 7660 sees a full $20V$ and the input supply should not be increased beyond $+5V$.




FIGURE 5. Lowering Output Resistance by Paralleling Devices

TL/H/9136-9




FIGURE 6A. Higher Voltage by Cascade

TL/H/9136-10





FIGURE 6B. Getting $-15V$ from $+5V$

TL/H/9136-11

Typical Applications (Continued)


Split V^+ In Half

Figure 7 is one of the more interesting applications for the LMC7660. The circuit can be used as a precision voltage divider (for very light loads), alternately it is used to generate a $\frac{1}{2}$ supply point in battery applications. In the $\frac{1}{2}$ cycle when S1 and S3 are closed, the supply voltage divides across the capacitors in a conventional way proportional to their value. In the $\frac{1}{2}$ cycle when S2 and S4 are closed, the capacitors switch from a series connection to a parallel connection. This forces the capacitors to have the same voltage; the charge redistributes to maintain precisely $V^+ / 2$, across C_p and C_r . In this application all devices are only $V^+ / 2$, and the supply voltage can be raised to 20V giving exactly 10V at V_{out} .



TL/H/9136-12

FIGURE 7. Split V^+ in Half




TL/H/9136-13

FIGURE 8. Positive Voltage Multiplier

Getting Up . . . and Down

The LMC7660 can also be used as a positive voltage multiplier. This application, shown in Figure 8, requires 2 additional diodes. During the first $\frac{1}{2}$ cycle S2 charges C_p1 through D1; D2 is reverse biased. In the next $\frac{1}{2}$ cycle S2 is open and S1 is closed. Since C_p1 is charged to $V^+ - V_{D1}$ and is referenced to V^+ through S1, the junction of D1 and D2 is at $V^+ + (V^+ - V_{D1})$. D1 is reverse biased in this interval. This application uses only two of the four switches in the 7660. The other two switches can be put to use in performing a negative conversion at the same time as shown in Figure 9. In the $\frac{1}{2}$ cycle that D1 is charging C_p1 , C_p2 is connected from ground to $-V_{out}$ via S2 and S4, and C_r2 is storing C_p2 's charge. In the interval that S1 and S3 are closed, C_p1 pumps the junction of D1 and D2 above V^+ , while C_p2 is refreshed from V^+ .

Typical Applications (Continued)



TL/H/9136-14

FIGURE 9. Combined Negative Converter and Positive Multiplier

Thermometer Spans 180°C

Using the combined negative and positive multiplier of Figure 10 with an LM35 it is possible to make a μ Power thermometer that spans a 180°C temperature range. The LM35 temperature sensor has an output sensitivity of 10 mV/°C, while drawing only 50 μ A of quiescent current. In order for the LM35 to measure negative temperatures, a pull down to a negative voltage is required. Figure 10 shows a thermometer circuit for measuring temperatures from -55°C to +125°C and requiring only two 1.5V cells. End of battery life can be extended by replacing the up converter diodes with Schottky's.


Regulating -V_{out}

It is possible to regulate the output of the LMC7660 and still maintain μ Power performance. This is done by enclosing

the LMC7660 in a loop with a LP2951. The circuit of Figure 11 will regulate V_{out} to -5V for I_L = 10 mA, and V_{in} = 6V. For V_{in} > 7V, the output stays in regulation up to I_L = 25 mA. The error flag on pin 5 of the LP2951 sets low when the regulated output at pin 4 drops by about 5%. The LP2951 can be shutdown by taking pin 3 high; the LMC7660 can be shutdown by shorting pin 7 and pin 8.

The LP2951 can be reconfigured to an adjustable type regulator, which means the LMC7660 can give a regulated output from -2.0V to -10V dependent on the resistor ratios R1 and R2, as shown in Figure 12, V_{ref} = 1.235V:

$$V_{out} = V_{ref} \left(1 + \frac{R1}{R2} \right)$$



*For lower voltage operation, use Schottky rectifiers

TL/H/9136-15

FIGURE 10. μ Power Thermometer Spans 180°C, and Pulls Only 150 μ A

Typical Applications (Continued)





FIGURE 11. Regulated -5V with 200 μA Standby Current

TL/H/9136-16



$$V_{out} = V_{ref} \left(1 + \frac{R1}{R2} \right)$$

$$V_{ref} = 1.235V$$

*Low voltage operation

TL/H/9136-17

FIGURE 12. LMC7660 and LP2951 Make a Negative Adjustable Regulator