

# DUAL 4-LINE TO 1-LINE | \$54\$153 DATA SELECTORS/MULTIPLEXERS

N74S153

# DIGITAL 54/74 TTL SERIES

#### DESCRIPTION

These monolithic Schottky-barrier-diode-clamped TTL circuits are high-performance multiplexers which are significantly faster than the S54153/N74153. As an example, the two-gate-level delay from the data inputs to the output is only 8.5 nanoseconds maximum compared to 18 or 23 nanoseconds maximum for the standard-speed part. Overall, the guaranteed delay times for the S54S153/N74S153 represent approximately a 100% improvement over standard TTL with only a 12% increase in maximum d-c power consumption. In many cases, the \$54\$153 or N74\$153 can plug into existing systems designed for \$54153 or N74153.


These data selectors/multiplexers are fully compatible for use with most standard, high-speed, and low-power TTL and DTL circuits. Each diode-clamped input represents only one normalized Series 54S/74S load, and full fan-out to 10 normalized Series 54S/74S loads is available from each of the outputs at low logic levels. A fan-out to 20 normalized Series 54S/74S loads is provided at high logic levels to facilitate connection of unused inputs to used inputs. Typical power dissipation is 225 milliwatts.

The S54S153 is characterized for operation over the full military temperature range of -55°C to 125°C; the N74S153 is characterized for operation from 0°C to 70°C.

### **FEATURES**

- FULL SCHOTTKY-BARRIER-DIODE CLAMPING FOR VERY HIGH SPEEDS
- PERMITS MULTIPLEXING FROM N LINES TO 1 LINE
- SAME PIN ASSIGNMENTS AS \$54153 AND N74153
- STROBE (ENABLE) LINE PROVIDED FOR CASCADING (N LINES TO n LINES)
- TYPICAL AVERAGE PROPAGATION DELAY TIMES: DATA INPUT TO OUTPUT (2 GATE LEVELS) 6 ns STROBE INPUT TO OUPUT (3 GATE LEVELS) 9.5 ns **SELECT INPUT TO OUTPUT (4 GATE LEVELS)** 12 ns
- HIGH FAN-OUT LOW-IMPEDANCE TOTEM-POLE OUTPUTS
- FULLY COMPATIBLE WITH MOST TTL AND DTL CIRCUITS

#### PIN CONFIGURATION



### **FUNCTION TABLE**

	SELECT INPUTS		DATA	INPUT	s	STROBE	OUTPUT	
В	Α	CO	C1	C2	С3	G	Y	
х	Х	х	х	х	Х	н	L	
L	L	L	X	х	X	L	L	
L	L	н	X	х	X	L	н	
L	н	х	L	х	X	L	L	
L	н	х	Н	Х	х	L	н	
н	L	х	х	L	X	L	L	
н	L	х	X	н	х	L	н	
н	н	х	х	X	L	L	L	
н	н	×	X	х	н	L	н	

Address inputs A and B are common to both sections. H = High level, L = Low level, X = Irrelevant

# DIGITAL 54/74 TTL SERIES = \$54\$153, N74\$153

### RECOMMENDED OPERATING CONDITIONS

Į.		S54S153			N74S153			UNIT
		MIN	MIN NOM MAX MIN		MIN	NOM MAX		DIVIT
Supply voltage, V <sub>CC</sub>			5	5.5	4.75	5	5.25	v
Normalized fan-out from each output, N	High logic level			20			20	
Normalized fan-out from each output, N	Low logic level			10			10	
Operating free-air temperature range, TA				125	0		70	°c

### ELECTRICAL CHARACTERISTICS (over recommended operating free-air temperature range unless otherwise noted)

PARAMETER		TEST CONDITIONS*				TYP**	MAX	UNIT
V <sub>IH</sub>	High-level input voltage				2			V
VIL	Low-level input voltage		•			-	8.0	V
VI	Input clamp Voltage	V <sub>CC</sub> = MIN,	I <sub>I</sub> = -18 mA				-1.2	V
	High lovel and and valence	V <sub>CC</sub> = MIN,	V <sub>IH</sub> = 2 V,	Series 54S	2.5	3.4		V
VOH	High-level out out voltage	V <sub>IL</sub> = 0.8 V,	$I_{OH} = -1 \text{ mA}$	Series 74S	2.7	3.4		7 °
V	ow-level output voltage	VCC = MIN,	V <sub>IH</sub> = 2 V,				0.5	v
VOL	Low-level out lut voitage	V <sub>IL</sub> = 0.8 V,	IOL = 20 mA	1			0.5	
П	Input current at maximum input voltage	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 5.5 V				1	mA
Чн	High-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 2.7 V				50	μА
TIL	Low-level input current	V <sub>CC</sub> = MAX,	V <sub>I</sub> = 0.5 V				-2	mA
los	Short-circuit output current‡	V <sub>CC</sub> = MAX			-40		-100	mA
CCL	Supply current, low level output	VCC = MAX,	See Note 1			45	70	mA

<sup>\*</sup>For conditions shown as MIN or MAX, use the appropriate value specified under recommended operating conditions for the applicable device type.

## SWITCHING CHARACTERISTICS, VCC = 5 V, TA = 25°C, N = 10

PARAMETER	FROM (INPUT)	TO (OUTPUT)	TEST CONDITIONS	MIN	ТҮР	MAX	UNIT
<sup>t</sup> PLH	Data	Y			6	9	ns
tPHL	Data	Y	CL = 15 pF, RL = 280 Ω,		6	9	ns
tPLH	Şelect	Y			11.5	18	ns
<sup>t</sup> PHL	Select	Y	See Note 2		12	18	ns
tPLH	Strobe	Y			10	15	ns
<sup>t</sup> PHL	Strobe Y				9	13.5	ns

tpLH = Propagation delay time, low-to-high-level output.


<sup>\*\*</sup>All typical values are at  $V_{CC} = 5 \text{ V}$ ,  $T_{A} = 25^{\circ} \text{ C}$ . ‡Not more than one output should be shorted at a time.

NOTE: 1: I<sub>CCL</sub> is measured with the outputs open and all inputs grounded.

tpHL = Propagation delay time, high-to-low-level output.

NOTE 2: Load circuit and test waveforms are shown on page 2-293

### FUNCTIONAL BLOCK DIAGRAM



### **TEST TABLE FOR NOTE 2**

	OUTPUT Y						
В	A	CO	C1	C2	C3	G	WAVEFORM
GND	GND	INPUT	×	×	×	GND	A
GND	4.5 V	X	INPUT	X	X	GND	Α
4.5 V	GND	X	X	INPUT	X	GND	Α
4.5 V	4.5 V	X	×	X	INPUT	GND	Α
GND	INPUT	GND	4.5 V	x	x	GND	Α
INPUT	GND	GND	х	4.5 V	X	GND	Α
GND	GND	4.5 V	x	x	X	INPUT	В

X = Irrelevant A=IN-PHASE OUTPUT B=OUT-OF-PHASE