DESCRIPTION

The NE5034 is a high-speed microprocessor-compatible 8-bit Analog-to-Digital converter. It uses the successive approximation conversion technique, and includes the comparator, reference DAC, SAR, an internal clock and three-state buffers all on the same chip.

The converter can accommodate a wide analog input voltage range, bipolar or unipolar, selectable through external input resistors. An external capacitor controls the internal clock frequency, providing conversion times down to 17μ s. Faster conversion times are possible using an external clock.

Microprocessor interfacing requirements are simple, allowing analog-to-digital conversion with a minimum of external components.


FEATURES

- · 8-bit resolution and accuracy
- · Accepts unipolar or bipolar inputs
- Three-state output buffers for easy microprocessor interface
- Choice of internal or external clocking
 Chort conversion time 17 a turing!
- Short conversion time, 17μs typical using internal clock

APPLICATIONS

- All microprocessor-based monitoring and control systems requiring analog signal inputs.
- Typical applications include: Automated process control, machine tools, robots, test and measurement instruments, environmental controls
- Other applications include: Ratiometric A/D conversion, very high resolution A/D conversion systems requiring high speed 8-bit building blocks


PIN CONFIGURATION



ABSOLUTE MAXIMUM RATINGS

	PARAMETER	RATING	UNIT
V _{cc} +	Positive supply voltage	0 to +6	V
V _{CC} -	Negative supply voltage	0 to - 15	\
IREF	Reference current	1.5	mA
I _{IN}	Analog input current	5.0	mA
ν̈́o	Data output voltage	6.0	l v
	GND to Digital GND	1.0	l v
v _L ¯	Logic input voltage	- 1 to V _{CC} +	l v
PD	Power dissipation		
J	F package	1000	mW
TA	Operating temperature range	0 to +70	°C
TSTG	Storage temperature range	- 65 to + 150	°C
TSOLD	Lead soldering temperature (10 seconds)	300	•c

BLOCK DIAGRAM



DC ELECTRICAL CHARACTERISTICS $+ V_{CC} = 5.0V$, $- V_{CC} = - 12V$, $0 ^{\circ}C \le T_{A} \le 70 ^{\circ}C$ unless otherwise specified

	SYMBOL AND PARAMETER	TEST CONDITIONS	MIN	TYP	MAX	UNIT
	Resolution		8	8	8	Bits
	Relative accuracy error ^{1, 2}				± 1/2	LSB
V _{cc} +	Positive supply range		4.75	5.0	5.25	V
V _{cc} -	Negative supply range		-11.4	- 12	-12.6	V
E _{FS}	Full scale gain error	I _{REF} = 1.0mA, T _A = 25°C		±2	±5	LSB
Ezs	Zero scale offset error	I _{REF} = 1.0mA, T _A = 25°C		± 0.5	±1	LSB
Psr	Power supply rejection ³	$I_{REF} = 1.0$ mA, $V_{CC} + 4.75$ to $+ 5.25$ V, $V_{CC} - 11.4$ to $- 12.6$ V			± 1/2	LSB
V _{IH}	Logic 1 input voltage (STRT and OE)		2.0			V
VIH	Logic 1 input voltage ext. clock		2.4			V
V _{IL}	Logic 0 input voltage (STRT and OE)				0.8	٧
V _{IL}	Logic 0 input voltage ext clock				0.7	V
I _{IH}	Logic 1 input current (STRT and OE)	V _{IN} = 2.4V			20	μА
I _{IH}	Logic 1 input current ext clock	V _{IN} = 2.4V		100		μА
I _{IL}	Logic 0 input current (STRT and OE)	V _{IN} = 0.4V		- 20	- 100	μА
IIL	Logic 0 input current ext. clock	V _{IN} = 0.7V		- 100		μΑ
VoL	Logic 0 output voltage	$I_{OL} = 1.6 \text{mA}, \overline{OE} = 0.8 \text{V}$			0.4	V
VoH	Logic 1 output voltage	$I_{OH} = 400 \mu A, \overline{OE} = 0.8V$	2.4			٧
loz	Three-state leakage	\overline{OE} = 2.0V, V_{OL} = 0V or 5V		± 10		μΑ
I _{cc+}	Positive supply current	V _{CC} + 5V, V _{CC} - 12V		18	36	mA
Icc	Negative supply current.	V _{CC} + 5V, V _{CC} - 12V		-11	- 22	mA

NOTES

3. MAX change in full scale.

AC ELECTRICAL CHARACTERISTICS V+ = +5V, V- = -12V, TA = 25°C

SYMBOL & PARAMETER	то	FROM	TEST CONDITIONS	MIN	TYP	MAX	UNIT
Internal clock frequency			C _L = 60pF (See Figure 1)		500		KHz
External clock frequency						700	KHz
Tw STRT pulse width			Clock freq. = 500KHz	400			ns
External clock pulse width positive/negative	1			600			ns
Set up time ¹			See Figure 3	300			ns
tp (out data) propagation delay	data out	ŌĒ	See Figure 2		50	200	ns
tp (out DR) propagation delay	data ready out	8th clock	See Figure 3		700		ns
tp (3-state) propagation delay 3-state	high impedance o/p	ŌĒ	See Figure 2		60	200	ns
tp (DB0) propagation delay	DB0	DR	See Figure 3			500	ns
tp (SDR) STRT low to DR high	data ready high	STRT low	See Figure 3		700		ns


NOTE

^{1.} Relative accuracy is defined as the deviation of the code transition points from the ideal code transition points on a straight line drawn from zero scale to full scale of the device.


^{2.} Specifications given in LSBs refer to the weight of the least significant bit at the 8-bit level which is 0.39% of the full scale voltage.


^{1.} See description of "Set up time".

TYPICAL PERFORMANCE CHARACTERISTICS



TEST LOAD CIRCUITS





FUNCTIONAL PIN DEFINITIONS DATA READY (DR)

This is an output pin used to indicate that a conversion is in progress. \overline{DR} goes to a logic "1" when \overline{STRT} is at a logic "0". At the completion of a conversion \overline{DR} returns to a logic "0". There is a delay (MAX $0.5\mu s$) from the time \overline{DR} goes to "0" to the time DB0 data is valid.

DB0-DB7

Eight three-state data outputs each with a drive capability of one TTL load. DB0 is the LSB and DB7 is the MSB.

OE

Output enable input. When \overline{OE} is at a logic "1" the data outputs assume a high impedance state. With \overline{OE} at a logic "0", data is placed on the outputs. Data appearing on the outputs is only valid if both \overline{OE} and \overline{DR} are at logic "0" (see note on \overline{DR} timing).

STRT

This pln is used to reset the converter and start a new conversion. A logic "0" applied to this pin for a minimum of 400ns will reset the converter to a condition with DB7 at a logic "1" and all other Data outputs at logic "0". It will also cause DR to go to a logic "1" (see timing diagrams for delay times). Conversion will start with the 1st clock pulse after STRT returns to a

logic "1" (see notes on set up time required). A STRT pulse while a conversion is taking place will cause the conversion to be aborted and the converter will reset. (See notes on short-cycle operation.)

CLK IN

An external capacitor between this pin and ground generates the internal clock pulses. (See diagram for clock frequency vs capacitor value). In order to synchronize the internal clock, to the start pulse a diode (small signal type e.g., 1N914) should be connected between STRT and CLK IN (see Figures 4 and 5). Without this diode the start pulse could occur at a time which could cause one of the conditions described in the Note on "set up" time. Applying an external TTL-or MOS-compatible clock to this pin slaves the NE5034 to external clock frequency. In this case, the diode is not required but the "set up" time requirements should be noted.

BASIC CIRCUIT DESCRIPTION

The NE5034 is an 8-bit A/D converter which incorporates the successive-approximation conversion method. Upon receipt of the STRT pulse, successive bits, beginning with the MSB (DB7), are applied to the input of the internal 8-bit current output DAC by the I²L successive-approximation register (SAR) (see Block Diagram).

The comparator determines whether the output current of the DAC is greater or less than the input current converted from the unknown analog input voltage through an external input resistor. If the DAC output current is greater, the data latch for the trial bit is reset to a '0'; if it is less, the trial data bit stays at '1'. After all the bits from DB7 to DB0 have been tried, the SAR contains a valid 8-bit binary output code which accurately represents the unknown analog input to within ± 1/2 LSB (± 0.2%). This binary output will now remain in the SAR until another STRT pulse is applied.

During the successive-approximation sequence, the DATA READY signal remains at '1'. Upon completion of the conversion, the signal goes to a '0', indicating that data is valid and ready. If the DE input is left at a '0' during the conversion, the DATA OUTPUT shows the conversion sequence (see short cycle section). When the DE line is made a logic '1', the output buffers will go to a high impedance state and will remain so until the DE is returned to a '0' state.

TIMING DESCRIPTION

The timing diagram shown in Figure 7 shows the successive trial and decisions for each data bit.

With STRT at a logic "0" the converter is reset to a condition with DB7 at a logic "1", DR at a logic "1" and DB0-DB6 at logic "0".


Conversion starts after STRT returns to a logic "1". Starting with DB7 each bit is tried in turn, with the decision point being at the time of the positive going edge of the clock. Starting with the first positive edge after STRT returns to logic "1" (see note on "set up" time). The 8th positive going edge makes the decision on DB0 (LSB) and also causes DR to return to a logic "0" to indicate the conversion is complete. (See note on DR timing.)


SHORT-CYCLE OPERATION


In applications where less than 8 bits of resolution are required the NE5034 can be operated to achieve shorter conversion times. No hard wire changes are required to perform "short-cycling".

Conversion to X number of bits is completed at the end of X+0.5 clock cycles (after a start pulse) \overline{DR} will still be at a logic "1" state.

OE can be used to 3-state the outputs even during short-cycle operation.







SET UP TIME

When using an external clock, the positive going edge of the start pulse must be synchronized to the clock pulse. There is a "set up" time of 300ns required between the time of the start pulse returning to a logic "1" and the next positive going edge of the clock.

If the positive edge of the start pulse occurs less than 300ns prior to the positive clock edge, one of the following conditions will occur:

- a) The converter recognizes the clock pulse and converts as normal.
- b) The conversion starts one clock pulse later.
- c) The conversion never starts, this will be indicated by the fact that DR does not return to logic "0". In this case a new start pulse will be required.

DATA READY (DR) TIMING

After DR returns to a logic "0" indicating a conversion is complete there is a time delay of 500ns before the data at DB0 output (the Least Significant Bit) is valid.

ZERO OFFSET (NEGATIVE FULL SCALE) CALIBRATION **PROCEDURES**

- 1. Apply continuous start pulses to the STRT input.
- 2. Apply 1/2 LSB in the case of unipolar operation, or 1/2 LSB above - FS in the case of bipolar operation to the analog input.

- 3. Observe all data outputs after each conversion is completed.
- 4. Adjust the potentiometer connected to In (see Figure 6) until the LSB flickers between '0' and '1', and all other data outputs remain '0' following each conversion.


FULL SCALE (POSITIVE FULL SCALE) CALIBRATION:

- 1. Apply continuous start pulses to the STRT input.
- 2. Apply full scale minus 1 1/2 LSB to the analog input.
- 3. Observe all data outputs after each conversion is completed.
- 4. Adjust the voltage applied to VREE IN (Figure 4) until the LSB varies between '0' and '1', and all other data outputs stay '1' after each conversion.

- 1. Where an input of 1/2 LSB is called for, the voltage is equal to FS
- 2. The sequence of calibration should be:
 - a. Zero offset
 - b. Full scale adjust c. Zero offset
 - d. Full scale adjust

OPERATING PRECAUTIONS:

Analog and digital grounds should have separate returns. Noise and litter on digital ground will degrade accuracy unless the input is referenced to a 'clean' analog ground.



UNIPOLAR BINARY OPERATION:

A standard connection for a 0 to 10V unipolar binary operation, with V_{REF IN} equal to +5 volts, is shown in Figure 4. The NE5034 can quantize full scale ranges of 1V to 10V. It should be noted, however. that for smaller full scale ranges, the accuracy and speed will degrade.

The input voltage versus output code relationship for unipolar operation is shown in Table 1. The full scale range is 2 times IREF IN

Table 1. Unipolar-Binary

ANALOG INPUT	DIGITAL OUTPUT CODE			
NOTES 1, 2, 3	MSB	LSB		
FS-1LSB	11111	111		
FS-2 LSB	11111	1 1 0		
3/4 FS	11000	000		
1/2 FS + 1 LSB	10000	001		
1/2 FS	10000	000		
1/2 FS - 1 LSB	01111	111		
1/4 FS	01000	000		
1 LSB	00000	001		
0	00000	000		

Table 2. Bipolar - Offset Binary

ANALOG INPUT	DIGITAL OUTPUT CODE			
NOTES 1, 3, 4	MSB LSB			
+ (FS - 1 LSB)	1111111			
+ (FS - 2 LSB)	11111110			
+ (1/2 FS)	11000000			
+ (1 LSB)	10000001			
0	1000000			
- (1 LSB)	01111111			
- (1/2 FS)	01000000			
- (FS - 1 LSB)	00000001			
– FS	00000000			

BIPOLAR (OFFSET BINARY) OPERATION:

A standard connection for a - 5 to + 5V or - 10 to + 10V bipolar operation is shown in Figure 5.

NOTES:

- 1. Analog inputs shown are nominal center values of code.
- "FS" is full scale; i.e., 2I_{REF IN} (Unipolar mode).
 1 LSB equals (2 8) (FS).
 "FS" is full scale; i.e., I_{REF IN} (Bipolar mode).