PC3200 Unbuffered DDR DIMM



184pin Unbuffered DDR DIMM Based on DDR400 32Mx8 SDRAM

Features

- 32Mx64 Unbuffered DDR DIMM based on 32Mx8 DDR SDRAM
- JEDEC Standard 184-pin Dual In-Line Memory Module
- Performance:

		PC3200A	PC3200B	
Speed Sort		-5	-5T	Unit
DIMM CAS Latency		2.5	3	
f CK	Clock Frequency	200	200	MHz
t cĸ	Clock Cycle	5	5	ns
f DQ	DQ Burst Frequency	400	400	MHz

- · Intended for 200 MHz applications
- Inputs and outputs are SSTL-2 compatible
- VDD = 2.6Volt ± 0.1, VDDQ = 2.6Volt ± 0.1
- · SDRAMs have 4 internal banks for concurrent operation
- · Differential clock inputs
- · Data is read or written on both clock edges

- DRAM DLL aligns DQ and DQS transitions with clock transitions
- Address and control signals are fully synchronous to positive clock edge
- · Programmable Operation:
 - DIMM CAS Latency: 2.5, 3
 - Burst Type: Sequential or Interleave
 - Burst Length: 2, 4, 8
 - Operation: Burst Read and Write
- · Auto Refresh (CBR) and Self Refresh Modes
- · Automatic and controlled precharge commands
- 13/10/1 Addressing (row/column/bank)
- 7.8 µs Max. Average Periodic Refresh Interval
- Serial Presence Detect
- · Gold contacts
- · SDRAMs in 66-pin TSOP Type II Package

Description

NT256D64S88B1G is an unbuffered 184-Pin Double Data Rate (DDR) Synchronous DRAM Dual In-Line Memory Module (DIMM), organized as a one-bank 32Mx64 high-speed memory array. The module uses eight 32Mx8 DDR SDRAMs in 400 mil TSOP II packages. These DIMMs are manufactured using raw cards developed for broad industry use as reference designs. The use of these common design files minimizes electrical variation between suppliers. All NANYA DDR SDRAM DIMMs provide a high-performance, flexible 8-byte interface in a 5.25" long space-saving footprint.

The DIMM is intended for use in applications operating up to 200 MHz clock speeds and achieves high-speed data transfer rates of up to 400 MHz. Prior to any access operation, the device $\overline{\text{CAS}}$ latency and burst type/ length/operation type must be programmed into the DIMM by address inputs A0-A12 and I/O inputs BA0 and BA1 using the mode register set cycle.

The DIMM uses serial presence-detect implemented via a serial 2,048-bit EEPROM using a standard IIC protocol. The first 128 bytes of serial PD data are programmed and locked during module assembly. The remaining 128 bytes are available for use by the customer.

Ordering Information

Part Number	Speed			Organization	Leads	Power
NT2F0D04000D40 F	200MHz (5ns @ CL = 2.5)	DDD4004	DC2200A	2214	0-14	2.01
NT256D64S88B1G-5	166MHz (6ns @ CL = 2.5)	DDR400A	PC3200A	32Mx64	Gold	2.6V
NITOFODO 4000D4O FT	200MHz (5ns @ CL = 3)	DDD 400D	DOGGGG	0004::04	Gold	0.01
NT256D64S88B1G-5T	166MHz (6ns @ CL = 2.5)	DDR400B	PC3200B	32Mx64		2.6V

PC3200 Unbuffered DDR DIMM



Pin Description

CK0, CK1, CK2, CK0, CK1, CK2	Differential Clock Inputs	DQ0-DQ63	Data input/output
CKE0	Clock Enable	DQS0-DQS7	Bi-directional data strobes
RAS	Row Address Strobe	DM0-DM7	Input Data Mask
CAS	Column Address Strobe	VDD	Power (2.6V)
WE	Write Enable	VDDQ	Supply voltage for DQs (2.6V)
<u>50</u>	Chip Selects	Vss	Ground
A0-A9, A11, A12	Address Inputs	NC	No Connect
A10/AP	Address Input/Autoprecharge	SCL	Serial Presence Detect Clock Input
BA0, BA1	SDRAM Bank Address Inputs	SDA	Serial Presence Detect Data input/output
VREF	Ref. Voltage for SSTL_2 inputs	SA0-2	Serial Presence Detect Address Inputs
VDDID	VDD Identification flag (Not used when VDD=VDDQ)	VDDSPD	Serial EEPROM positive power supply (2.6V)

Pinout

Pin	Front	Pin	Back	Pin	Front	Pin	Back	Pin	Front	Pin	Back
1	VREF	93	Vss	32	A5	124	Vss	62	VDDQ	154	RAS
2	DQ0	94	DQ4	33	DQ24	125	A6	63	WE	155	DQ45
3	Vss	95	DQ5	34	Vss	126	DQ28	64	DQ41	156	VDDQ
4	DQ1	96	VDDQ	35	DQ25	127	DQ29	65	CAS	157	S 0
5	DQS0	97	DM0	36	DQS3	128	VDDQ	66	Vss	158	NC
6	DQ2	98	DQ6	37	A4	129	DM3	67	DQS5	159	DM5
7	VDD	99	DQ7	38	VDD	130	A3	68	DQ42	160	Vss
8	DQ3	100	Vss	39	DQ26	131	DQ30	69	DQ43	161	DQ46
9	NC	101	NC	40	DQ27	132	Vss	70	VDD	162	DQ47
10	NC	102	NC	41	A2	133	DQ31	71	NC	163	NC
11	Vss	103	NC	42	Vss	134	NC	72	DQ48	164	VDDQ
12	DQ8	104	VDDQ	43	A1	135	NC	73	DQ49	165	DQ52
13	DQ9	105	DQ12	44	NC	136	VDDQ	74	Vss	166	DQ53
14	DQS1	106	DQ13	45	NC	137	CK0	75	CK2	167	NC
15	VDDQ	107	DM1	46	VDD	138	CK0	76	CK2	168	VDD
16	CK1	108	VDD	47	NC	139	Vss	77	VDDQ	169	DM6
17	CK1	109	DQ14	48	A0	140	NC	78	DQS6	170	DQ54
18	Vss	110	DQ15	49	NC	141	A10	79	DQ50	171	DQ55
19	DQ10	111	NC	50	Vss	142	NC	80	DQ51	172	VDDQ
20	DQ11	112	VDDQ	51	NC	143	VDDQ	81	Vss	173	NC
21	CKE0	113	NC	52	BA1	144	NC	82	VDDID	174	DQ60
22	VDDQ	114	DQ20		KEY		KEY	83	DQ56	175	DQ61
23	DQ16	115	A12	53	DQ32	145	Vss	84	DQ57	176	Vss
24	DQ17	116	Vss	54	VDDQ	146	DQ36	85	VDD	177	DM7
25	DQS2	117	DQ21	55	DQ33	147	DQ37	86	DQS7	178	DQ62
26	Vss	118	A11	56	DQS4	148	VDD	87	DQ58	179	DQ63
27	A9	119	DM2	57	DQ34	149	DM4	88	DQ59	180	VDDQ
28	DQ18	120	VDD	58	Vss	150	DQ38	89	Vss	181	SA0
29	A7	121	DQ22	59	BA0	151	DQ39	90	WP	182	SA1
30	VDDQ	122	A8	60	DQ35	152	Vss	91	SDA	183	SA2
31	DQ19	123	DQ23	61	DQ40	153	DQ44	92	SCL	184	VDDSPD

Note: All pin assignments are consistent for all 8-byte unbuffered versions.

PC3200 Unbuffered DDR DIMM




Input/Output Functional Description

Symbol	Туре	Polarity	Function
CK0, CK1, CK2	(SSTL)	Positive Edge	The positive line of the differential pair of system clock inputs. All the DDR SDRAM address and control inputs are sampled on the rising edge of their associated clocks.
CKO, CK1, CK2	(SSTL)	Negative Edge	The negative line of the differential pair of system clock inputs.
CKE0	(SSTL)	Active High	Activates the SDRAM CK signal when high and deactivates the CK signal when low. By deactivating the clocks, CKE low initiates the Power Down mode, or the Self-Refresh mode.
<u>\$0</u>	(SSTL)	Active Low	Enables the associated SDRAM command decoder when low and disables the command decoder when high. When the command decoder is disabled, new commands are ignored but previous operations continue.
RAS, CAS, WE	(SSTL)	Active Low	When sampled at the positive rising edge of the clock, \overline{RAS} , \overline{CAS} , \overline{WE} define the operatio to be executed by the SDRAM.
VREF	Supply		Reference voltage for SSTL-2 inputs
VDDQ	Supply		Isolated power supply for the DDR SDRAM output buffers to provide improved noise immunity
BA0, BA1	(SSTL)	-	Selects which SDRAM bank is to be active.
A0 - A9 A10/AP A11, A12	(SSTL)	-	During a Bank Activate command cycle, A0-A12 defines the row address (RA0-RA12) when sampled at the rising clock edge. During a Read or Write command cycle, A0-A8 defines the column address (CA0-CA8) when sampled at the rising clock edge. In addition to the column address, AP is used to invoke Auto-precharge operation at the end of the Burst Read or Write cycle. If AP is high auto-precharge is selected and BA0/BA1 define the bank to be precharged. If AP is low, auto-precharge is disabled. During a Precharge command cycle, AP is used in conjunction with BA0/BA1 to control which bank(s) to precharge. If AP is high all 4 banks will be precharged regardless of the state of BA0/BA1. If AP is low, then BA0/BA1 are used to define which bank to pre-charge.
DQ0 - DQ63	(SSTL)	-	Data and Check Bit input/output pins operate in the same manner as on conventional DRAMs.
DQS0 - DQS7	(SSTL)	Active High	Data strobes: Output with read data, input with write data. Edge aligned with read data, centered on write data. Used to capture write data.
DM0 - DM7	Input	Active High	The data write masks, associated with one data byte. In Write mode, DM operates as a byte mask by allowing input data to be written if it is low but blocks the write operation if it is high. In Read mode, DM lines have no effect. DM8 is associated with check bits CB0-CB7, and is not used on x64 modules.
VDD, VSS	Supply		Power and ground for the DDR SDRAM input buffers and core logic
SA0 - SA2		-	Address inputs. Connected to either VDD or VSS on the system board to configure the Serial Presence Detect EEPROM address.
SDA		-	This bi-directional pin is used to transfer data into or out of the SPD EEPROM. A resistor must be connected from the SDA bus line to V DD to act as a pullup.
SCL		-	This signal is used to clock data into and out of the SPD EEPROM. A resistor may be connected from the SCL bus time to V DD to act as a pullup.
V DDSPD	Supply		Serial EEPROM positive power supply.
			I control of the second of the

PC3200 Unbuffered DDR DIMM



Functional Block Diagram (1 Bank, 32Mx8 DDR SDRAMs)



© NANYA TECHNOLOGY CORP. NANYA TECHNOLOGY CORP. reserves the right to change Products and Specifications without notice.

- V_{DDID} strap connections (for memory device V_{DD} , V_{DDQ}): STRAP OUT (OPEN): $V_{DD} = V_{DDQ}$ STRAP IN (V_{SS}): V_{DD} is not equal to V_{DDQ} .

04/2003

PC3200 Unbuffered DDR DIMM



Serial Presence Detect -- Part 1 of 2

32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 2.6V DDR SDRAMs with SPD

Dignostription	ZWWO 7	SDINAM DIMIN based on SZIMAO, 4Danks, ON Neiresin, 2		try Value	Serial PD	Data Entry	Note
1	Byte	Description	DDD400A	DDD400B			
0 Number of Serial PD Bytes Written during Production 128 80 1 Total Number of Bytes in Serial PD device 256 08 2 Fundamental Memory Type SDRAM DDR 07 3 Number of Row Addresses on Assembly 10 0A 4 Number of Column Addresses on Assembly 10 0A 5 Number of DIMM Bank 1 01 6 Data Width of Assembly X64 40 7 Data Width of Assembly (cont') X84 00 8 Voltage Interface Level of this Assembly SSTL 2.5V 04 9 DDR SDRAM Device Cycle Time at CL=3 5ns 5ns 50 50 10 DDR SDRAM Device Access Time from Clock at CL=3 0.60ns 0.60ns 60 60 11 DIMM Configuration Type SCR/1x/7.8us) 82 2 12 Refresh Rater/Type SR/1x/7.8us) 82 2 13 Primary DDR SDRAM Device Attributes Witch X8 08 8 14 Error C							
Total Number of Bytes in Serial PD device 256	0 1	Number of Serial PD Rytes Written during Production					
Pundamental Memory Type		,			-		
Number of Row Addresses on Assembly		·					
Number of Column Addresses on Assembly		• • • •			-		
5 Number of DIMM Bank 1 01 6 Data Width of Assembly X64 40 7 Data Width of Assembly (cont') X64 00 8 Voltage Interface Level of this Assembly SSTL 2.5V 04 9 DDR SDRAM Device Cycle Time at CL=3 5ns 5ns 5ns 50 10 DDR SDRAM Device Access Time from Clock at CL=3 0.60ns 0.60ns 60 60 11 DIM Configuration Type SR/1x(7.8us) 82 2 13 Primary DDR SDRAM Width X8 08 8 14 Error Checking DDR SDRAM Device Width N/A 00 0 15 Access 1 Clock 01 0 16 DDR SDRAM Device Attributes: Burst Length Supported 2.4,8 0E 0 17 DDR SDRAM Device Attributes: CSL Latencies Supported 2.5/3 2/2.5/3 18 1C 19 DDR SDRAM Device Attributes: CSL Latency 0 01 0 0 0 0 0 0		·					
Data Width of Assembly X64		•					
7							
8 Voltage Interface Level of this Assembly SSTL 2.5V 04 9 DDR SDRAM Device Cycle Time at CL=3 5ns 5ns 50 50 10 DDR SDRAM Device Access Time from Clock at CL=3 0.60ns 0.70ns		•				-	
9 DDR SDRAM Device Cycle Time at CL=3 10 DDR SDRAM Device Access Time from Clock at CL=3 11 DIMM Configuration Type 12 Refresh Rate/Type 13 Primary DDR SDRAM Width 14 Error Checking DDR SDRAM Device Width 15 DDR SDRAM Device Attributes: Burst Length Supported 16 DDR SDRAM Device Attributes: Burst Length Supported 17 DDR SDRAM Device Attributes: Burst Length Supported 18 DDR SDRAM Device Attributes: Surst Length Supported 19 DDR SDRAM Device Attributes: CAS Latencies Supported 2,4,8 26 DDR SDRAM Device Attributes: CAS Latencies Supported 2,4,8 30 DDR SDRAM Device Attributes: CAS Latencies Supported 30 DDR SDRAM Device Attributes: CS Latency 40 DDR SDRAM Device Attributes: CS Latency 50 DDR SDRAM Device Attributes: WE Latency 51 DDR SDRAM Device Attributes: WE Latency 52 DDR SDRAM Device Attributes: WE Latency 53 DDR SDRAM Device Attributes: WE Latency 54 DDR SDRAM Device Attributes: Differential Clock 55 Sin 6in 50 7in 50 6in 5		, ,					
10 DDR SDRAM Device Access Time from Clock at CL=3 0.60ns 0.60ns 60 60 60 11 DIMM Configuration Type Non-Parity 00 12 Refresh Rate/Type SR/1x(7.8us) 82 13 Primary DDR SDRAM Width X8 08 08 14 Error Checking DDR SDRAM Device Width N/A 00 15 DDR SDRAM Device Attr: Min CLK Delay, Random Col 1 Clock 01 Access 16 DDR SDRAM Device Attributes: Burst Length Supported 2,4,8 0E 17 DDR SDRAM Device Attributes: Number of Device Banks 4 04 04 18 DDR SDRAM Device Attributes: CAS Latencies Supported 2.5/3 2/2.5/3 18 1C 19 DDR SDRAM Device Attributes: CAS Latencies Supported 2.5/3 2/2.5/3 18 1C 19 DDR SDRAM Device Attributes: WE Latency 0 01 02 02 02 02 02 02				I	-		
DIMM Configuration Type		·					
12 Refresh Rate/Type SR/1x(7.8us) 82 13 Primary DDR SDRAM Width X8 08 14 Error Checking DDR SDRAM Device Width N/A 00 15 DDR SDRAM Device Attr: Min CLK Delay, Random Col Access 1 Clock 01 16 DDR SDRAM Device Attributes: Burst Length Supported 2.4,8 0E 17 DDR SDRAM Device Attributes: Number of Device Banks 4 04 18 DDR SDRAM Device Attributes: CAS Latencies Supported 2.5/3 2/2.5/3 18 1C 19 DDR SDRAM Device Attributes: CS Latency 0 01 20 DDR SDRAM Device Attributes: WE Latency 1 02 21 DDR SDRAM Device Attributes: General +/-0.1V Voltage Tolerance 00 22 DDR SDRAM Device Attributes: General +/-0.1V Voltage Tolerance 00 23 Minimum Clock Cycle at CL=2.5 5ns 6ns 50 60 24 Maximum Data Access Time from Clock at CL=2.5 0.6ns 0.7ns 60 70 25 Minimum Clock Cycle Time at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 27 Minimum Row Precharge Time (tre) 15ns 15ns 3C 3C 28 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 28 28 29 Minimum Row Active to Row Active delay (tRRD) 15ns 15ns 3C 3C 30 Minimum RAS to CAS delay (tRCD) 15ns 15ns 3C 3C 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Setup Time Before Clock 0.4ns 0.4ns 40 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 41 Minimum Active/Auto-Refresh Time (trc) 55ns 55ns 37 37 42 SDRAM Device Maximum Cycle Time (trc) 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (trc) 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (trc) 70ns 7							
13					-		
14		• •		,	-		
DDR SDRAM Device Attr: Min CLK Delay, Random Col Access							
15		-	N	I/A	U	10	
17 DDR SDRAM Device Attributes: Number of Device Banks 4 04 18 DDR SDRAM Device Attributes: CAS Latencies Supported 2.5/3 2/2.5/3 18 1C 19 DDR SDRAM Device Attributes: CS Latency 0 01 02 20 DDR SDRAM Device Attributes: WE Latency 1 02 21 DDR SDRAM Device Attributes: General +/-0.1V Voltage Tolerance 00 22 DDR SDRAM Device Attributes: General +/-0.1V Voltage Tolerance 00 23 Minimum Clock Cycle at CL=2.5 5ns 6ns 50 60 24 Maximum Data Access Time from Clock at CL=2.5 0.6ns 0.7ns 60 70 25 Minimum Clock Cycle Time at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 27 Minimum Row Precharge Time (tRP) 15ns 15ns 3C 3C 28 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 28 28 29 <td>15</td> <td>•</td> <td>1 C</td> <td>lock</td> <td>0</td> <td>)1</td> <td></td>	15	•	1 C	lock	0)1	
18 DDR SDRAM Device Attributes: CAS Latencies Supported 2.5/3 2/2.5/3 18 1C	16 I	DDR SDRAM Device Attributes: Burst Length Supported	2,	4,8	0E		
19 DDR SDRAM Device Attributes: CS Latency 0 01 20 DDR SDRAM Device Attributes: WE Latency 1 02 21 DDR SDRAM Device Attributes: Differential Clock 20 22 DDR SDRAM Device Attributes: General +/-0.1V Voltage Tolerance 00 23 Minimum Clock Cycle at CL=2.5 5ns 6ns 50 60 24 Maximum Data Access Time from Clock at CL=2.5 0.6ns 0.7ns 60 70 25 Minimum Clock Cycle Time at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 27 Minimum Row Precharge Time (tRP) 15ns 15ns 30 3C 28 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 28 28 29	17 I	DDR SDRAM Device Attributes: Number of Device Banks		4	0)4	
20 DDR SDRAM Device Attributes: WE Latency 1 02 21 DDR SDRAM Device Attributes: Differential Clock 20 22 DDR SDRAM Device Attributes: General +/-0.1V Voltage Tolerance 00 23 Minimum Clock Cycle at CL=2.5 5ns 6ns 50 60 24 Maximum Data Access Time from Clock at CL=2.5 0.6ns 0.7ns 60 70 25 Minimum Clock Cycle Time at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 27 Minimum Row Precharge Time (ttRP) 15ns 15ns 35ns 3C 28 Minimum Row Active to Row Active delay (trRD) 10ns 10ns 28 28<	18 I	DDR SDRAM Device Attributes: CAS Latencies Supported	2.5/3	2/2.5/3	18	1C	
21 DDR SDRAM Device Attributes: Differential Clock 20 22 DDR SDRAM Device Attributes: General +/-0.1V Voltage Tolerance 00 23 Minimum Clock Cycle at CL=2.5 5ns 6ns 50 60 24 Maximum Data Access Time from Clock at CL=2.5 0.6ns 0.7ns 60 70 25 Minimum Clock Cycle Time at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 26 Maximum Row Precharge Time (tRP) 15ns 15ns 3C 3C 27 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 28 28 29 Minimum RAS to CAS delay (tRCD) 15ns 15ns 3C 3C 30 Minimum RAS Pulse Width (tRAS) 40ns 40ns 28 28 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 <td>19 I</td> <td>DDR SDRAM Device Attributes: CS Latency</td> <td colspan="2">0</td> <td colspan="2">01</td> <td></td>	19 I	DDR SDRAM Device Attributes: CS Latency	0		01		
22 DDR SDRAM Device Attributes: General +/-0.1V Voltage Tolerance 00 23 Minimum Clock Cycle at CL=2.5 5ns 6ns 50 60 24 Maximum Data Access Time from Clock at CL=2.5 0.6ns 0.7ns 60 70 25 Minimum Clock Cycle Time at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 27 Minimum Row Precharge Time (tRP) 15ns 15ns 3C 3C 28 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 10ns 28 28 29 Minimum RAS to CAS delay (tRCD) 15ns 15ns 3C 3C 30 Minimum RAS Pulse Width (tRAS) 40ns 40ns 28 28 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.4ns 0.4ns	20 I	DDR SDRAM Device Attributes: WE Latency	1		0	2	
23 Minimum Clock Cycle at CL=2.5 5ns 6ns 50 60 24 Maximum Data Access Time from Clock at CL=2.5 0.6ns 0.7ns 60 70 25 Minimum Clock Cycle Time at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 27 Minimum Row Precharge Time (tRP) 15ns 15ns 3C 3C 28 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 28 28 29 Minimum RAS to CAS delay (tRCD) 15ns 15ns 3C 3C 30 Minimum RAS Pulse Width (tRAS) 40ns 40ns 28 28 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Hold Time After Clock 0.4ns 0.4ns 0.4ns 40<	21 I	DDR SDRAM Device Attributes:	Differential Clock		2	.0	
24 Maximum Data Access Time from Clock at CL=2.5 0.6ns 0.7ns 60 70 25 Minimum Clock Cycle Time at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 27 Minimum Row Precharge Time (tRP) 15ns 15ns 3C 3C 28 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 28 28 29 Minimum RAS to CAS delay (tRCD) 15ns 15ns 3C 3C 30 Minimum RAS Pulse Width (tRAS) 40ns 40ns 28 28 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Setup Time Before Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00	22 I	DDR SDRAM Device Attributes: General	+/-0.1V Voltage Tolerance		0	0	
25 Minimum Clock Cycle Time at CL=2 N/A 7.5ns 00 75 26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 27 Minimum Row Precharge Time (tRP) 15ns 15ns 3C 3C 28 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 28 28 29 Minimum RAS to CAS delay (tRCD) 15ns 15ns 3C 3C 30 Minimum RAS Pulse Width (tRAs) 40ns 40ns 28 28 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Setup Time Before Clock 0.4ns 0.4ns 0.4ns 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 0.4ns 40 40 Reserved Undefined 00 41 <td>23 I</td> <td>Minimum Clock Cycle at CL=2.5</td> <td>5ns</td> <td>6ns</td> <td>50</td> <td>60</td> <td></td>	23 I	Minimum Clock Cycle at CL=2.5	5ns	6ns	50	60	
26 Maximum Data Access Time from Clock at CL=2 N/A 7.5ns 00 75 27 Minimum Row Precharge Time (tRP) 15ns 15ns 3C 3C 28 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 28 28 29 Minimum RAS to CAS delay (tRCD) 15ns 15ns 3C 3C 30 Minimum RAS Pulse Width (tRAS) 40ns 40ns 28 28 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Setup Time Before Clock 0.4ns 0.4ns 40 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 0 40 40 40 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Co	24 I	Maximum Data Access Time from Clock at CL=2.5	0.6ns	0.7ns	60	70	
27 Minimum Row Precharge Time (tRP) 15ns 15ns 3C 3C 28 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 28 28 29 Minimum RAS to CAS delay (tRCD) 15ns 15ns 3C 3C 30 Minimum RAS Pulse Width (tRAS) 40ns 40ns 28 28 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Setup Time Before Clock 0.4ns 0.4ns 40 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 70ns 46 43 SDRAM Device Maximum Cycle Time (tCK max) 8 8	25 I	Minimum Clock Cycle Time at CL=2	N/A	7.5ns	00	75	
28 Minimum Row Active to Row Active delay (tRRD) 10ns 10ns 28 28 29 Minimum RAS to CAS delay (tRCD) 15ns 15ns 3C 3C 30 Minimum RAS Pulse Width (tRAS) 40ns 40ns 28 28 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Setup Time Before Clock 0.4ns 0.4ns 40 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 0 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (tCK max) 8 8 20 </td <td>26 I</td> <td>Maximum Data Access Time from Clock at CL=2</td> <td>N/A</td> <td>7.5ns</td> <td>00</td> <td>75</td> <td></td>	26 I	Maximum Data Access Time from Clock at CL=2	N/A	7.5ns	00	75	
29 Minimum RAS to CAS delay (tRCD) 15ns 15ns 3C 3C 30 Minimum RAS Pulse Width (tRAS) 40ns 40ns 28 28 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Setup Time Before Clock 0.4ns 0.4ns 40 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 0 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (tCK max) 8 8 20 20	27 I	Minimum Row Precharge Time (tRP)	15ns	15ns	3C	3C	
30 Minimum RAS Pulse Width (tRAS) 40ns 40ns 28 28 31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Setup Time Before Clock 0.4ns 0.4ns 40 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (tCK max) 8 8 20 20	28 I	Minimum Row Active to Row Active delay (tRRD)	10ns	10ns	28	28	
31 Module Bank Density 256MB 40 32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Setup Time Before Clock 0.4ns 0.4ns 40 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (tCK max) 8 8 20 20	29 I	Minimum RAS to CAS delay (tRCD)	15ns	15ns	3C	3C	
32 Address and Command Setup Time Before Clock 0.6ns 0.6ns 60 60 33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Setup Time Before Clock 0.4ns 0.4ns 40 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (tcк max) 8 8 20 20	30 I	Minimum RAS Pulse Width (tRAS)	40ns	40ns	28	28	
33 Address and Command Hold Time After Clock 0.6ns 0.6ns 60 60 34 Data Input Setup Time Before Clock 0.4ns 0.4ns 40 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (tCK max) 8 8 20 20	31 I	Module Bank Density	256	6MB	4	.0	
34 Data Input Setup Time Before Clock 0.4ns 0.4ns 40 40 35 Data Input Hold Time After Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (tCK max) 8 8 20 20	32	Address and Command Setup Time Before Clock	0.6ns	0.6ns	60	60	
35 Data Input Hold Time After Clock 0.4ns 0.4ns 40 40 36-40 Reserved Undefined 00 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (tCK max) 8 8 20 20	33	Address and Command Hold Time After Clock	0.6ns	0.6ns	60	60	
36-40 Reserved Undefined 00 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (tck max) 8 8 20 20	34 I	Data Input Setup Time Before Clock	0.4ns	0.4ns	40	40	
36-40 Reserved Undefined 00 41 Minimum Active/Auto-Refresh Time (tRC) 55ns 55ns 37 37 42 SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 70ns 70ns 46 46 43 SDRAM Device Maximum Cycle Time (tck max) 8 8 20 20	35 I	Data Input Hold Time After Clock	0.4ns	0.4ns	40	40	
SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 43 SDRAM Device Maximum Cycle Time (tck max) 8 8 20 20		·	Unde	efined			
SDRAM Device Minimum Auto-Refresh to Active/Auto-Refresh Command Period (tRFC) 43 SDRAM Device Maximum Cycle Time (tck max) 8 8 20 20					37	37	
Active/Auto-Refresh Command Period (tRFC) 43 SDRAM Device Maximum Cycle Time (tck max) 8 8 20 20	;	,			4.0		
43 SDRAM Device Maximum Cycle Time (tck max) 8 8 20 20	42	Active/Auto-Refresh Command Period (tRFC)	70ns	70ns	46	46	
		· · ·	8	8	20	20	
77 ODI W 1111 DOVIGO DIGOTOR OTTO (LOGOR) U.T U.T 20 20		SDRAM Device DQS-DQ Skew Time (tDQSQ)	0.4	0.4	28	28	
SDRAM Device Maximum Read Data Hold Skew Factor (tohs) 0.5 0.5 50 50	45		0.5	0.5	50	50	
46-61 Superset Information (Reserved) Undefined 00		` '	Unde	efined	n	00	
62 SPD Revision Initial Initial 00 00							
63 Checksum Data 80 8E							

PC3200 Unbuffered DDR DIMM



Serial Presence Detect -- Part 2 of 2

32Mx64 SDRAM DIMM based on 32Mx8, 4Banks, 8K Refresh, 2.6V DDR SDRAMs with SPD

Byte	Description		ry Value	Serial PD (Hexad	Noto	
	Description	DDR400A	DDR400B	DDR400A	DDR400B	Note
		-5	-5T	-5	-5T	
64-71	Manufacturer's JEDEC ID Code	NANYA		7F7F7F0B00000000		
72	Module Manufacturing Location	N/A		00		
73-90	Module Part number	N/A	N/A	00	00	
91-92	Module Revision Code	N.	/A	0	0	
93-94	Module Manufacturing Data	Year/Week Code		yy/	ww	1, 2
95-98	Module Serial Number	Serial Number		0	0	
99-255	Reserved	Undefined 00				

^{1.} yy= Binary coded decimal year code, 0-99(Decimal), 00-63(Hex)

^{2.} ww= Binary coded decimal year code, 01-52(Decimal), 01-34(Hex)

PC3200 Unbuffered DDR DIMM



Absolute Maximum Ratings

Symbol	Parameter	Rating	Units
V_{IN}, V_{OUT}	Voltage on I/O pins relative to Vss	-0.5 to VDDQ+0.5	V
V_{IN}	Voltage on Input relative to Vss	-0.5 to +3.6	V
V_{DD}	Voltage on VDD supply relative to Vss	-0.5 to +3.6	V
V_{DDQ}	Voltage on VDDQ supply relative to Vss	-0.5 to +3.6	V
T_A	Operating Temperature (Ambient)	0 to +70	°C
T _{STG}	Storage Temperature (Plastic)	-55 to +150	°C
P_{D}	Power Dissipation	8	W
I _{OUT}	Short Circuit Output Current	50	mA

Note: Stresses greater than those listed under "Absolute Maximum Ratings" may cause permanent damage to the device. This is stress rating only, and functional operation of the device at these or any other conditions above those indicated in the operational sections of this specification is not implied. Exposure to absolute maximum rating conditions for extended periods may affect reliability.

Capacitance

Parameter	Symbol	Max.	Units	Notes
Input Capacitance: CK0, CK0, CK1, CK1, CK2, CK2	CI1	TBD	pF	1
Input Capacitance: A0-A12, BA0, BA1, WE, RAS, CAS, CKE0, S0	CI2	TBD	pF	1
Input Capacitance: SA0-SA2, SCL	CI4	TBD	pF	1
Input/Output Capacitance: DQ0-63; DQS0-7	CIO1	TBD	pF	1, 2
Input/Output Capacitance: SDA	CIO3	TBD	pF	

^{1.} VDDQ = VDD = 2.6V ± 0.1V, f = 100 MHz, Ta = 25 °C, VOUT (DC) = VDDQ/2, VOUT (Peak to Peak) = 0.2V.

^{2.} DQS inputs are grouped with I/O pins reflecting the fact that they are matched in loading to DQ and DQS to facilitate trace matching at the board level.

PC3200 Unbuffered DDR DIMM



DC Electrical Characteristics and Operating Conditions

(TA = 0 °C ~ 70 °C; V_{DDQ} = 2.6V \pm 0.1V; V_{DD} = 2.6V \pm 0.1V, See AC Characteristics)

Symbol	Parameter	Min	Max	Units	Notes
VDD	Supply Voltage	2.5	2.7	V	1
VDDQ	I/O Supply Voltage	2.5	2.7	V	1
Vss, Vssq	Supply Voltage, I/O Supply Voltage	0	0	V	
VREF	I/O Reference Voltage	0.49 x VDDQ	0.51 x VDDQ	V	1, 2
VTT	I/O Termination Voltage (System)	VREF - 0.04	VREF + 0.04	V	1, 3
VIH (DC)	Input High (Logic1) Voltage	VREF + 0.15	VDDQ + 0.3	V	1
VIL (DC)	Input Low (Logic0) Voltage	-0.3	VREF - 0.15	V	1
VIN (DC)	Input Voltage Level, CK and CK Inputs	-0.3	VDDQ + 0.3	V	1
VID (DC)	Input Differential Voltage, CK and CK Inputs	0.30	V DDQ + 0.6	V	1, 4
lı	Input Leakage Current Any input $0V \le VIN \le VDD$; (All other pins not under test = $0V$)	-5	5	uA	1
loz	Output Leakage Current (DQs are disabled; $0V \le V_{DDQ}$	-5	5	uA	1
Іон	Output High Current (VOUT = VDDQ -0.373V, min VREF, min VTT)	-16.8	-	mA	1
loL	Output Low Current (VOUT = 0.373, max VREF, max VTT)	16.8	-	mA	1

^{1.} Inputs are not recognized as valid until VREF stabilizes.

VREF is expected to be equal to 0.5 V DDQ of the transmitting device, and to track variations in the DC level of the same. Peak-to-peak noise on VREF may not exceed 2% of the DC value.

^{3.} VTT is not applied directly to the DIMM. VTT is a system supply for signal termination resistors, is expected to be set equal to VREF, and must track variations in the DC level of VREF.

^{4.} VID is the magnitude of the difference between the input level on CK and the input level on CK.

PC3200 Unbuffered DDR DIMM




AC Characteristics

(Notes 1-5 apply to the following Tables; Electrical Characteristics and DC Operating Conditions, AC Operating Conditions, Operating, Standby, and Refresh Currents, and Electrical Characteristics and AC Timing.)

- 1. All voltages referenced to Vss.
- 2. Tests for AC timing, IDD, and electrical, AC and DC characteristics, may be conducted at nominal reference/supply voltage levels, but the related specifications and device operation are guaranteed for the full voltage range specified.
- 3. Outputs measured with equivalent load. Refer to the AC Output Load Circuit below.
- 4. AC timing and IDD tests may use a VIL to VIH swing of up to 1.5V in the test environment, but input timing is still referenced to VREF (or to the crossing point for CK, $\overline{\text{CK}}$), and parameter specifications are guaranteed for the specified AC input levels under normal use conditions. The minimum slew rate for the input signals is 1V/ns in the range between VIL (AC) and VIH (AC) unless otherwise specified.
- 5. The AC and DC input level specifications are as defined in the SSTL_2 Standard (i.e. the receiver effectively switches as a result of the signal crossing the AC input level, and remains in that state as long as the signal does not ring back above (below) the DC input LOW (HIGH) level.

AC Output Load Circuits



AC Operating Conditions

(TA = 0 °C ~ 70 °C; V_{DDQ} = 2.6V \pm 0.1V; V_{DD} = 2.6V \pm 0.1V, See AC Characteristics)

Symbol	Parameter/Condition	Min	Max	Unit	Notes
VIH (AC)	Input High (Logic 1) Voltage	V REF + 0.31		V	1, 2
VIL (AC)	Input Low (Logic 0) Voltage		V REF - 0.31	V	1, 2
VID (AC)	Input Differential Voltage, CK and CK Inputs	0.62	V DDQ + 0.6	V	1, 2, 3
VIX (AC)	Input Differential Pair Cross Point Voltage, CK and $\overline{\text{CK}}$ Inputs	(0.5*VDDQ) - 0.2	(0.5*VDDQ) + 0.2	V	1, 2, 4

^{1.} Input slew rate = 1V/ ns.

^{2.} Inputs are not recognized as valid until V REF stabilizes.

^{3.} V ID is the magnitude of the difference between the input level on CK and the input level on $\overline{\text{CK}}$.

^{4.} The value of V IX is expected to equal 0.5*V DDQ of the transmitting device and must track variations in the DC level of the same.

PC3200 Unbuffered DDR DIMM



Operating, Standby, and Refresh Currents

(TA = 0 °C ~ 70 °C; V_{DDQ} = 2.6V \pm 0.1V; V_{DD} = 2.6V \pm 0.1V, See AC Characteristics)

Symbol	Parameter/Condition	PC3200A (-5)	PC3200B (-5T)	Unit	Notes
l ddo	Operating Current: one bank; active/precharge; tRC = tRC (MIN); tCK = tCK (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	960	960	mA	1, 2
l dd1	Operating Current: one bank; active/read/precharge; Burst = 2; tRC = tRC (MIN); CL=2.5; tCK = tCK (MIN); IOUT = 0mA; address and control inputs changing once per clock cycle	1140	1140	mA	1, 2
I DD2P	Precharge Power-Down Standby Current: all banks idle; power-down mode; CKE ≤ VIL (MAX); tCK = tCK (MIN)	128	128	mA	1, 2
l dd2n	Idle Standby Current: $CS \ge VIH$ (MIN); all banks idle; $CKE \ge VIH$ (MIN); $tCK = tCK$ (MIN); address and control inputs changing once per clock cycle	340	340	mA	1, 2
I DD3P	Active Power-Down Standby Current: one bank active; power-down mode; CKE \leq VIL (MAX); tCK = tCK (MIN)	140	140	mA	1, 2
I DD3N	Active Standby Current: one bank; active/precharge; CS \geq VIH (MIN); CKE \geq VIH (MIN); tRC = tRAS (MAX); tCK = tCK (MIN); DQ, DM, and DQS inputs changing twice per clock cycle; address and control inputs changing once per clock cycle	560	560	mA	1, 2
l dd4r	Operating Current: one bank; Burst = 2; reads; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS outputs changing twice per clock cycle; CL = 2.5; tck = tck (MIN); IOUT = 0mA	1800	1800	mA	1, 2
l dd4w	Operating Current: one bank; Burst = 2; writes; continuous burst; address and control inputs changing once per clock cycle; DQ and DQS inputs changing twice per clock cycle; CL=2.5; tck = tck (MIN)	1400	1400	mA	1, 2
I DD5	Auto-Refresh Current: tRC = tRFC (MIN)	1680	1680	mA	1, 2, 4
I DD6	Self-Refresh Current: CKE ≤ 0.2V	24	24	mA	1, 2
l dd7	Operating Current: four bank; four bank interleaving with BL = 4, address and control inputs randomly changing; 50% of data changing at every transfer; tRC = tRC (min); IOUT = 0mA.	2800	2800	mA	1, 2

^{1.} I DD specifications are tested after the device is properly initialized.

I DD specifications are tes
 Input slew rate = 1V/ ns.

^{3.} Enables on-chip refresh and address counters.

^{4.} Current at 7.8 μ s is time-averaged value of IDD5 at tRFC (MIN) and IDD2P over 7.8 μ s.

PC3200 Unbuffered DDR DIMM



AC Timing Specifications for DDR SDRAM Devices Used on Module

(TA = 0 °C ~ 70 °C; V_{DDQ} = 2.6V \pm 0.1V; V_{DD} = 2.6V \pm 0.1V, See AC Characteristics) (Part 1 of 2)

0:	Danasatas			5	-5	Т	1.114	N1-4
Symbol	Parameter	Parameter		Max.	Min.	Max.	Unit	Notes
tAC	DQ output access time from CK/CK		-0.6	+0.6	-0.6	+0.6	ns	1-4
tDQSCK	DQS output access time from CK/CK		-0.5	+0.5	-0.5	+0.5	ns	1-4
tсн	CK high-level width		0.45	0.55	0.45	0.55	tcĸ	1-4
tcL	CK low-level width		0.45	0.55	0.45	0.55	tcĸ	1-4
tcĸ		CL=3	5	8	5	8	ns	1-4
tcĸ	Clock cycle time	CL=2.5	5	12	6	12	ns	1-4
tcĸ		CL=2	-	-	7.5	12	ns	1-4
tDH	DQ and DM input hold time		0.4		0.4		ns	1-4, 15, 16
tDS	DQ and DM input setup time		0.4		0.4		ns	1-4, 15, 16
tıpw	Input pulse width		2.2		2.2		ns	2-4, 12
tDIPW	DQ and DM input pulse width (e	ach input)	1.75		1.75		ns	1-4
tHZ	Data-out high-impedance time from CK/CK		-0.6	+0.6	-0.6	+0.6	ns	1-4, 5
tLZ	Data-out low-impedance time from CK/CK		-0.6	+0.6	-0.6	+0.6	ns	1-4, 5
tDQSQ	DQS-DQ skew (DQS & associated DQ signals)			0.4		0.4	ns	1-4
tHP	Minimum half clk period for any given cycle; defined by clk high (tcH) or clk low (tcL) time		t _{CH} or t _{CL}		t _{CH} or t _{CL}		tcĸ	1-4
tQH	Data output hold time from DQS		t _{HP} - t _{QHS}		t _{HP} - t _{QHS}		tcĸ	1-4
tQHS	Data hold Skew Factor			0.5ns		0.5ns	tcĸ	1-4
tDQSS	Write command to 1st DQS latching transition		0.72	1.28	0.72	1.28	tcĸ	1-4
tDQSL,H	DQS input low (high) pulse width (write cycle)		0.35		0.35		tcĸ	1-4
toss	DQS falling edge to CK setup time (write cycle)		0.2		0.2		tcĸ	1-4
tDSH	DQS falling edge hold time from CK (write cycle)		0.2		0.2		tcĸ	1-4
tmrd	Mode register set command cyc	le time	2		2		tcĸ	1-4
twpres	Write preamble setup time		0		0		ns	1-4, 7
twpst	Write postamble		0.40	0.60	0.40	0.60	tcĸ	1-4, 6
twpre	Write preamble		0.25		0.25		tcĸ	1-4
tıн	Address and control input hold time (fast slew rate)		0.6		0.6		ns	2-4, 9, 11, 12
tıs	Address and control input setup time (fast slew rate)		0.6		0.6		ns	2-4, 9, 11, 12
tıн	Address and control input hold time (slow slew rate)		0.7		0.7		ns	2-4, 10, 11, 12, 14
tıs	Address and control input setup time (slow slew rate)		0.7		0.7		ns	2-4, 10-12, 14

PC3200 Unbuffered DDR DIMM



AC Timing Specifications for DDR SDRAM Devices Used on Module

(TA = 0 °C ~ 70 °C; V_{DDQ} = 2.6V \pm 0.1V; V_{DD} = 2.6V \pm 0.1V, See AC Characteristics) (Part 2 of 2)

Symbol	Parameter	-5		-5T		Unit	Notes
Syllibol	r al allietei		Max.	Min.	Max.	Unit	notes
trpre	Read preamble	0.9	1.1	0.9	1.1	tcĸ	1-4
trpst	Read postamble	0.40	0.60	0.40	0.60	tcĸ	1-4
tras	Active to Precharge command	40	120,000	40	120,000	ns	1-4
trc	Active to Active/Auto-refresh command period	55		55		ns	1-4
trfc	Auto-refresh to Active/Auto-refresh command period	70		70		ns	1-4
tRCD	Active to Read or Write delay	15		15		ns	1-4
trap	Active to Read Command with Autoprecharge	15		15		ns	1-4
trp	Precharge command period	15		15		ns	1-4
trrd	Active bank A to Active bank B command	10		10		ns	1-4
twr	Write recovery time	15		15		ns	1-4
tDAL	Auto precharge write recovery + precharge time	(t _{WR} /t _{CK}) + (t _{RP} /t _{CK})		(t _{WR} /t _{CK}) + (t _{RP} /t _{CK})		tcĸ	1-4, 13
twtr	Internal write to read command delay	2		2		tcĸ	1-4
tPDEX	Power down exit time	5		5		ns	1-4
txsnr	Exit self-refresh to non-read command	75		75		ns	1-4
txsrd	Exit self-refresh to read command	200		200		tcĸ	1-4
tREFI	Average Periodic Refresh Interval		7.8		7.8	μs	1-4, 8

PC3200 Unbuffered DDR DIMM



AC Timing Specification Notes

- 1. Input slew rate = 1V/ns.
- 2. The CK/CK input reference level (for timing reference to CK/CK) is the point at which CK and CK cross: the input reference level for signals other than CK/CK is VREF.
- 3. Inputs are not recognized as valid until VREF stabilizes.
- 4. The Output timing reference level, as measured at the timing reference point indicated in AC Characteristics (Note 3) is VTT.
- 5. tHZ and tLZ transitions occur in the same access time windows as valid data transitions. These parameters are not referred to a specific voltage level, but specify when the device is no longer driving (HZ), or begins driving (LZ).
- 6. The maximum limit for this parameter is not a device limit. The device operates with a greater value for this parameter, but system performance (bus turnaround) degrades accordingly.
- 7. The specific requirement is that DQS be valid (high, low, or some point on a valid transition) on or before this CK edge. A valid transition is defined as monotonic and meeting the input slew rate specifications of the device. When no writes were previously in progress on the bus, DQS will be transitioning from Hi-Z to logic LOW. If a previous write was in progress, DQS could be HIGH, LOW, or transitioning from high to low at this time, depending on tDQSS.
- 8. A maximum of eight Auto refresh commands can be posted to any given DDR SDRAM device.
- 9. For command/address input slew rate >= 1.0 V/ns. Slew rate is measured between VOH (AC) and VOL (AC).
- 10. For command/address input slew rate >= 0.5 V/ns and < 1.0 V/ns. Slew rate is measured between VOH (AC) and VOL (AC).
- 11. CK/CK slew rates are >= 1.0 V/ns.
- 12. These parameters guarantee device timing, but they are not necessarily tested on each device, and they may be guaranteed by design or tester characterization.
- 13. For each of the terms in parentheses, if not already an integer, round to the next highest integer. t CK is equal to the actual system clock cycle time. For example, for PC2100 at CL= 2.5, t DAL = (15ns/7.5ns) +(20ns/7.0ns) = 2 + 3 = 5.
- 14. An input setup and hold time derating table is used to increase t IS and t IH in the case where the input slew rate is below 0.5 V/ns.

Input Slew Rate	Delta (tIS)	Delta (tIH)	Unit	Note
0.5 V/ns	0	0	ps	1, 2
0.4 V/ns	+50	0	ps	1, 2
0.3 V/ns	+100	0	ps	1, 2

- Input slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.
- 2. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.
- 15. An input setup and hold time derating table is used to increase t DS and t DH in the case where the I/O slew rate is below 0.5 V/ns.

Input Slew Rate	Delta (tDS)	Delta (tDH)	Unit	Note
0.5 V/ns	0	0	ps	1, 2
0.4 V/ns	+75	+75	ps	1, 2
0.3 V/ns	+150	+150	ps	1, 2


- 1. I/O slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.
- 2. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.
- 16. An I/O Delta Rise, Fall Derating table is used to increase t DS and t DH in the case where DQ, DM, and DQS slew rates differ.

Delta Rise and Fall Rate	Delta (tDS)	Delta (tDH)	Unit	Note
0.0 ns/V	0	0	ps	1-4
0.25 ns/V	+50	+50	ps	1-4
0.5 ns/V	+100	+100	ps	1-4

- Input slew rate is based on the lesser of the slew rates determined by either V IH (AC) to V IL (AC) or V IH (DC) to V IL (DC), similarly for rising transitions.
- 2. Input slew rate is based on the larger of AC to AC delta rise, fall rate and DC to DC delta rise, fall rate.
- 3. The delta rise, fall rate is calculated as: [1/(slew rate 1)] [1/(slew rate 2)] For example: slew rate 1 = 0.5 V/ns; slew rate 2 = 0.4 V/ns. Delta rise, fall = (1/0.5) - (1/0.4) [ns/V] = -0.5 ns/V Using the table above, this would result in an increase in t DS and t DH of 100 ps.
- 4. These derating parameters may be guaranteed by design or tester characterization and are not necessarily tested on each device.



Package Dimensions



Note: All dimensions are typical with tolerances of +/- 0.15 (0.006) unless otherwise stated.

Units: Millimeters (Inches)

PC3200 Unbuffered DDR DIMM



Revision Log

Rev	Date	Modification
0.1	01/2003	Preliminary Release
0.2	02/2003	Updated SPD Table
0.3	02/2003	Updated t _{QHS} from 0.55ns to 0.5ns in AC Timing Specifications Table
0.4	03/2003	Added DDR400B (-5T) speed grade
1.0	04/2003	Updated I _{DD} values in Operating, Standby, and Refresh Currents Table
		Official Release