DATA SHEET



MOS INTEGRATED CIRCUIT $\mu PD16327$

64-BIT AC-PDP DRIVER

The μ PD16327 is a high breakdown voltage CMOS driver for flat display panels such as PDP, VFD and EL. It consists of 64-bit bidirectional shift registers (16 bits \times 4 circuits), a 64-bit latch, and a high breakdown voltage CMOS driver. The logic block operates on a 5 V power supply, designed to be connected directly to a microcomputer (CMOS level input). The driver block comprises 100 V, 40 mA MAX. high breakdown voltage output, and both the logic block and driver block consist of CMOS, allowing operation with low power consumption.

FEATURES


- · 4 circuits of 16-bit bidirectional shift registers on chip
- · Data control by transfer lock (external) and latch
- High-speed data transfer capability (fmax. = 20 MHz MIN.: With cascading)
- Wide operating temperature range ($T_A = -40$ to 85 °C)
- High breakdown voltage (100 V, 40 mA мах.)
- · High breakdown voltage CMOS structure
- PC pin allows polarity of all driver outputs to be inverted.

ORDERING INFORMATION

Part Number	Package
μPD16327GF-3BA	100-pin plastic QFP




BLOCK DIAGRAM



Note High breakdown voltage CMOS driver 100 V \pm 40 mA MAX.



PIN CONFIGURATION (Top View)



Notes 1. Be sure to use all pins VDD1, VDD2, VSS1 and VSS2. Use VSS1 and VSS2 at the same potential.

2. Pin 40 is connected to the lead frame, and therefore be sure to leave it open.

Remark In order to prevent latch-up breakage, be sure to enter the power to V_{DD1}, logic signal, and V_{DD2}, in that order, and turn off the power in the reverse order. Keep this order also during a transition period.



PIN DESCRIPTION

Pin Symbol	Pin Name	Pin Number	Description
PC	Polarity inverted input	47	PC = L: Polarity of all outputs inverted
BLK	Blanking input	48	BLK = H: All outputs = H or L
LE	Latch enable input	34	Latch is automatically executed by being driven high upon a clock rise.
A ₁ to A ₄	RIGHT data input/output	43-46	When $R/\overline{L} = H$, A ₁ to A ₄ : Input B ₁ to B ₄ : Output
B ₁ to B ₄	LEFT data input/output	38-35	When $R/L = L$, A ₁ to A ₄ : Output B ₁ to B ₄ : Input
CLK	Clock input	33	Shift is executed on a fall.
R/L	Shift control input	41	H: Right shift mode $SR_1:\ A_1\to S_1\cdots S_{61}\to B_1$ $(SR_2,\ SR_3,\ SR_4\ also\ same\ direction)$ L: Left shift mode $SR_1:\ B_1\to S_{61}\cdots S_1\to A_1$ $(SR_2,\ SR_3,\ SR_4\ also\ same\ direction)$
O ₁ to O ₆₄	High breakdown voltage output	54-75, 82-99, 5-28	100 V, 40 mA MAX.
V _{DD1}	Logic block power supply	42	5 V ± 10 %
V _{DD2}	Driver block power supply	2, 30, 51, 79	30 to 150 V
Vss1	Logic ground	39	Connected to system GND
Vss2	Driver ground	4, 32, 49, 77	Connected to system GND
NC	Free pins	1, 3, 5, 29, 31, 40 50, 52, 76, 78, 80 81, 100	Non-connection Be sure to leave pin 40 open.

TRUTH TABLE 1 (SHIFT REGISTER BLOCK)

Inp	out	Output		Ohitti Dani'atan
R/L	CLK	А	В	Shift Register
Н	\	Input	OutputNote 1	Execution of right shift
Н	H or L		Output	Retained
L	↓	OutputNote 2	Input	Execution of left shift
L	H or L	Output		Retained

- **Notes 1.** On a clock fall, the data items of S_{57} , S_{58} , S_{59} and S_{60} are shifted to S_{61} , S_{62} , S_{63} and S_{64} , and output from B_{61} , B_{62} , B_{63} and B_{64} , respectively.
 - **2.** On a clock fall, the data items of S_5 , S_6 , S_7 and S_8 are shifted to S_1 , S_2 , S_3 and S_4 , and output from A_1 , A_2 , A_3 and A_4 , respectively.



TRUTH TABLE 2 (LATCH BLOCK)

LE	CLK	Output state of latch block (Ln)
Н	1	Latches S _n data and retains output data.
	\downarrow	Retains latch data.
L	×	Retains latch data.

TRUTH TABLE 3 (DRIVER BLOCK)


<u>L</u> n	BLK	PC	Driver output state
×	Н	Н	H (all driver outputs: H)
×	Н	L	L (all driver outputs: L)
×	L	Н	Outputs latch data (Ln).
×	L	L	Outputs latch data (Ln) with polarity inverted.

Remark X = H or L, H = high level, L = low level



TIMING CHART (RIGHT SHIFT)

() applies when $R/\overline{L} = L$.





ABSOLUTE MAXIMUM RATINGS (TA = 25 °C, Vss1 = Vss2 = 0 V)

Item	Symbol	Rating	Unit
Logic block supply voltage	V _{DD1}	-0.5 to +7.0	V
Driver block supply voltage	V _{DD2}	-0.5 to +100	V
Logic block input voltage	Vı	-0.5 to V _{DD1} + 0.5	V
Driver block output current	l ₀₂	40	mA
Input current	lı	±25	mA
Package allowable power dissipation	Po	1300 ^{Note}	mW
Operating ambient temperature	TA	−40 to +85 °C	°C
Storage temperature	T _{stg.}	−65 to +150 °C	°C

Note When $T_A \ge 25$ °C, load should be alleviated at a rate of -13.0 mW/°C.

RECOMMENDED OPERATING RANGE (TA = -40 to +85 °C, Vss1 = Vss2 = 0 V)

Item	Symbol	MIN.	TYP.	MAX.	Unit
Logic block supply voltage	V _{DD1}	4.5	5.0	5.5	V
Driver block supply voltage	V _{DD2}	30		90	V
Input voltage high	VIH	0.7·V _{DD1}		V _{DD1}	V
Input voltage low	VIL	0		0.2·V _{DD1}	V
Driver output current	Іон2			-30	mA
	lol2			+30	mA

ELECTRICAL SPECIFICATIONS (TA = 25 °C, VDD1 = 5.0 V, VDD2 = 90 V, VSS1 = VSS2 = 0 V)

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Output voltage high	V _{OH1}	Logic, Iон1= –1.0 mA	0.9·V _{DD1}		V _{DD1}	V
Output voltage low	V _{OL1}	Logic, IoL1= 1.0 mA	0		0.1·V _{DD1}	V
Output voltage high	V _{OH21}	O ₁ to O ₆₄ , I _{OH2} = -10 mA	83			V
	V _{OH22}	O ₁ to O ₆₄ , I _{OH2} = -30 mA	70			V
Output voltage low	V _{OL21}	O ₁ to O ₆₄ , I _{OL2} = 10 mA			5.0	V
	V _{OL22}	O ₁ to O ₆₄ , I _{OL2} = 30 mA			15	V
Input leakage current	lıL	VI = VDD1 or Vss1			±1.0	μΑ
Input voltage high	ViH		0.7·V _{DD1}			V
Input voltage low	VIL				0.2·V _{DD1}	V
Static consumption current	I _{DD1}	Logic, $T_A = -40$ to +85 °C			100	μΑ
	I _{DD1}	Logic, T _A = 25 °C			10	μΑ
	I _{DD2}	Driver, $T_A = -40$ to +85 °C			1000	μΑ
	I _{DD2}	Driver, T _A = 25 °C			100	μΑ



SWITCHING CHARACTERISTICS (TA = 25 °C, VDD1 = 5.0 V, VDD2 = 90 V, VSS1 = VSS2 = 0 V, logic CL = 15 pF, driver CL = 50 pF, tr = tf = 6.0 ns)

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Transmission delay time	t _{PHL1}	$\overline{CLK} \downarrow \to A/B$			40	ns
	t _{PLH1}				40	ns
	tPHL2	$\overline{\text{CLK}} \uparrow (\text{LE = H}) \rightarrow \text{O}_1 \text{ to O}_{64}$			180	ns
	tPLH2				180	ns
	t _{PHL3}	BLK \rightarrow O ₁ to O ₆₄			165	ns
	t _{PLH3}				165	ns
	tPHL4	$\overline{PC} \rightarrow O_1 \text{ to } O_{64}$			160	ns
	tpLH4				160	ns
Rise time	tтьн	O ₁ to O ₆₄			200	ns
Fall time	tтнL	O ₁ to O ₆₄			200	ns
Maximum clock frequency	f _{max} .	Data fetch, Duty = 50 % TA = -40 to 85 °C VDD1 = 4.5 to 5.5 V	25			MHz
		With cascading, Duty = 50% T _A = -40 to $85 ^{\circ}$ C V _{DD1} = 4.5 to 5.5 V	20			MHz
Input capacitance	Cı				15	pF


TIMING REQUIREMENTS (TA = -40 to +85 °C, VDD1 = 4.5 to 5.5 V, Vss1 = Vss2 = 0 V, tr = tf = 6.0 ns)

Item	Symbol	Condition	MIN.	TYP.	MAX.	Unit
Clock pulse width	PWCLK		20			ns
Latch enable pulse width	PWLE		30			ns
Blank pulse width	PWBLK		500			ns
PC pulse width	PWPC		500			ns
Data setup time	tsetup		10			ns
Data hold time	thold		10			ns
Latch enable time 1	tLE1		20			ns
Latch enable time 2	tLE2		10			ns
Latch enable time 3	t _{LE3}		20			ns
Latch enable time 4	tLE4		10			ns




SWITCHING CHARACTERISTIC WAVEFORM (R/L = H)

() applies when R/L = L.











PACKAGE DRAWINGS

100 PIN PLASTIC QFP (14×20)

100 PIN PLASTIC QFP (14×20)



detail of lead end



NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	23.6±0.4	0.929±0.016
В	20.0±0.2	$0.795^{+0.009}_{-0.008}$
С	14.0±0.2	$0.551^{+0.009}_{-0.008}$
D	17.6±0.4	0.693±0.016
F	0.8	0.031
G	0.6	0.024
Н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
ı	0.15	0.006
J	0.65 (T.P.)	0.026 (T.P.)
K	1.8±0.2	$0.071^{+0.008}_{-0.009}$
L	0.8±0.2	0.031+0.009
М	0.15 ^{+0.10} _{-0.05}	0.006+0.004
Ν	0.10	0.004
Р	2.7	0.106
Q	0.1±0.1	0.004±0.004
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.


P100GF-65-3BA-3




PACKAGE DRAWINGS

100 PIN PLASTIC QFP (14×20)

100 PIN PLASTIC QFP (14×20)



detail of lead end



NOTE

Each lead centerline is located within 0.15 mm (0.006 inch) of its true position (T.P.) at maximum material condition.

ITEM	MILLIMETERS	INCHES
Α	23.2±0.2	0.913+0.009
В	20.0±0.2	0.787+0.009
С	14.0±0.2	0.551 ^{+0.009} _{-0.008}
D	17.2±0.2	0.677±0.008
F	0.8	0.031
G	0.6	0.024
н	0.30±0.10	$0.012^{+0.004}_{-0.005}$
I	0.15	0.006
J	0.65 (T.P.)	0.026 (T.P.)
K	1.6±0.2	0.063±0.008
L	0.8±0.2	$0.031^{+0.009}_{-0.008}$
М	$0.15^{+0.10}_{-0.05}$	$0.006^{+0.004}_{-0.003}$
N	0.10	0.004
Р	2.7	0.106
Q	0.125±0.075	0.005±0.003
R	5°±5°	5°±5°
S	3.0 MAX.	0.119 MAX.

S100GF-65-3BA-3



RECOMMENDED SOLDERING CONDITIONS

This product should be soldered and mounted under the conditions recommended below.

For soldering methods and conditions other than those recommended, please contact your NEC sales representative.

SURFACE MOUNT TYPE

For details of recommended soldering conditions, refer to the information document "Semiconductor Device Mounting Technology Manual" (C10535E).

μ PD16327GF-3BA

Soldering Method	Soldering Conditions	Recommended Condition Symbol
Infrared reflow	Package peak temperature: 230 °C, Duration: 30 sec. MAX. (at 210 °C or above), Number of times: Once, Time limit: None Note	IR30-00-1
VPS	Package peak temperature: 215 °C, Duration: 40 sec. MAX. (at 200 °C or above), Number of times: Once, Time limit: None Note	VP15-00-1
Pin partial heating	Pin partial temperature: 300 °C MAX., Duration: 10 sec. MAX., Time limit: None ^{Note}	

Note For the storage period after dry-pack decapsulation, storage conditions are max. 25 °C, 65 % RH.

Caution Use of more than one soldering method should be avoided (except in the case of pin partial heating).

REFERENCES

NEC Semiconductor Device Reliability/Quality Control System (IEI-1212) Quality Grades on NEC Semiconductor Devices (C11531E)

[MEMO]

[MEMO]

No part of this document may be copied or reproduced in any form or by any means without the prior written consent of NEC Corporation. NEC Corporation assumes no responsibility for any errors which may appear in this document.

NEC Corporation does not assume any liability for infringement of patents, copyrights or other intellectual property rights of third parties by or arising from use of a device described herein or any other liability arising from use of such device. No license, either express, implied or otherwise, is granted under any patents, copyrights or other intellectual property rights of NEC Corporation or others.

While NEC Corporation has been making continuous effort to enhance the reliability of its semiconductor devices, the possibility of defects cannot be eliminated entirely. To minimize risks of damage or injury to persons or property arising from a defect in an NEC semiconductor device, customers must incorporate sufficient safety measures in its design, such as redundancy, fire-containment, and anti-failure features.

NEC devices are classified into the following three quality grades:

"Standard", "Special", and "Specific". The Specific quality grade applies only to devices developed based on a customer designated "quality assurance program" for a specific application. The recommended applications of a device depend on its quality grade, as indicated below. Customers must check the quality grade of each device before using it in a particular application.

Standard: Computers, office equipment, communications equipment, test and measurement equipment, audio and visual equipment, home electronic appliances, machine tools, personal electronic equipment and industrial robots

Special: Transportation equipment (automobiles, trains, ships, etc.), traffic control systems, anti-disaster systems, anti-crime systems, safety equipment and medical equipment (not specifically designed for life support)

Specific: Aircrafts, aerospace equipment, submersible repeaters, nuclear reactor control systems, life support systems or medical equipment for life support, etc.

The quality grade of NEC devices is "Standard" unless otherwise specified in NEC's Data Sheets or Data Books. If customers intend to use NEC devices for applications other than those specified for Standard quality grade, they should contact an NEC sales representative in advance.

Anti-radioactive design is not implemented in this product.